RTL Design Lead
1 month ago
This product line will enable a scalable portfolio of ARM based high-end MPUs as emerging trends in AI & analytics, motor control, robotics, HMI and real-time networking are shaping the evolving requirements for applications like autonomous robots, renewable energy, factory and home automation.
The newly formed Sitara MPU team in India will focus on expanding the breadth of TI’s portfolio by scaling the execution of MPU devices in 16FF node and is looking for passionate leaders who can partner to make this a reality
Responsibilities :
- Lead a SoC FE team to own SoC integration of a complex ARM architecture based SoC upto RTM- Manage a high impact FE team and take accountability for their timely deliverables- Interact and engage early-on with SoC system architect and ensure performance analysis, functional safety requirements, system level use-cases and pin mixing is fully comprehended- Drive complete SoC integration, LEC, LINT checks and CDC/RDC analysis to ensure high quality deliverables- Responsible for ensuring power intent of the SoC is understood and implemented correctly through Low-Power checks like CLP- Ownership of power estimation through the cycle and responsible for meeting/beating active and leakage power targets for the device in different modes- Collaborate with systems, IP and DV teams to align on feature updates, bug fixes, IP deliverables and ensure timely SoC integration releases that cater to Product Requirements
Qualifications :
- Educational requirement Bachelor or Masters in EE/ECE/CS or related specializations with 8 to 12 years of experience in IP/SoC/subsystem design/integration
Skills :
- Experience with integration of SoC’s with ARM processors, complex bus architectures- Well experienced with analysis and understanding of system level use case scenarios, safety requirements etc- Experience with SoC power analysis and power optimization through innovative schemes
· Strong experience with advanced low power techniques and tools such as UPF/CPF, CLP
- Good understanding of constraints development for Physical Design implementation / Static Timing Analysis- Experience with industry standard FrontEnd tools like JasperGold, SpyGlass, LEC etc- Well experienced with EDA tools such as VCS/Questa/Incisive simulators, Debug tools and Formal verification tools- Good understanding of SoC Debug architectures, Design-for-Debug, Design-for-Test will be highly desirable.- Strong written and verbal communication skill with the ability to explain and present complex ideas- Passionate about mentoring and developing people in their careers
-
RTL Principal Design Engineer
1 month ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for --Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
Rtl Lead
4 weeks ago
Bengaluru, India Tech Mahindra Full timeHi Folks Greetings from Tech Mahindra!! Role: RTL Lead Engineer Exp: 8+ years Location: Bangalore/ Kochi/ Vizag/ Ahemdabad About Job Architecture Development Experience in developing High Level Architecture for a Design Requirement from Specification level Extract Micro Architecture from High Level Architecture specification RTL Design - Coding &...
-
RTL Principal Design Engineer
2 months ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for - -Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
2 months ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for - -Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power. -Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
1 week ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for - -Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power. -Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
1 week ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for - -Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Lead
2 months ago
Bengaluru, India Tech Mahindra Full timeHi FolksGreetings from Tech Mahindra!!Role: RTL Lead EngineerExp: 8+ yearsLocation: Bangalore/ Kochi/ Vizag/ AhemdabadAbout JobArchitecture DevelopmentExperience in developing High Level Architecture for a Design Requirement from Specification levelExtract Micro Architecture from High Level Architecture specificationRTL Design - Coding & IntegrationDevelop...
-
RTL Lead
2 months ago
Bengaluru, India Tech Mahindra Full timeHi FolksGreetings from Tech Mahindra!!Role: RTL Lead EngineerExp: 8+ yearsLocation: Bangalore/ Kochi/ Vizag/ AhemdabadAbout JobArchitecture DevelopmentExperience in developing High Level Architecture for a Design Requirement from Specification levelExtract Micro Architecture from High Level Architecture specificationRTL Design - Coding & IntegrationDevelop...
-
Rtl Design
2 weeks ago
Bengaluru, India Adosis Full timeJD for FPGA/ ASIC Design lead Position POSITION: ASIC/FPGA RTL Design Lead: LOCATION: Bangalore QUALIFICATIONS: BE/B.Tech/ME/M.Tech EXPERIENCE: 4-10 years JOB DESCRIPTION: Key Requirement: 1. RTL designer (using Verilog or SystemVerilog) and good exposure to front-end design tools and flows. 2. Good Knowledge in design of state machines, Datapath’s,...
-
Rtl Design
2 days ago
Bengaluru, India Client of Newsoft Consultants Full time* **RTL Design - Lead Engineer** **Relevant Experience**:4 to 12 years - Strong knowledge in IP/SOC design methodologies. - Sound knowledge of RTL design with Verilog/system Verilog and front-end design tools & flows - Good experience in Synthesis - Good communication skills to work in a cross functional international team digital and software design...
-
[15h Left] RTL Design Engineer
4 weeks ago
Bengaluru, India Eximietas Design Full timeEximietas Design is a leading technology consulting and solutions development firm specializing in Chip design, Firmware and Embedded Software development, Cloud Computing, Cyber Security, and AI/ML domains. Our success is anchored in the unparalleled expertise of our engineering leadership team, whose collective experience spans renowned tech giants like...
-
Rtl Design
5 days ago
Bengaluru, India BLR LABS Full timeJob Location: Bangalore - Experience: 3 - 5 Yrs (2 Position) - Job Description: - RTL Design : Must have 3 to 15 years of practical experience with details of RTL development (VHDL and/or Verilog) including: functional and structural RTL design, design partitioning, simulation and regression, collaboration with design verification team. Must have good...
-
RTL Design Lead
2 months ago
Greater Bengaluru Area, India Wipro Full timeRTL Design Leads/Managers Experience: 5 to 15+ Years Locations: India, Hyd, Delhi (NCR), Chennai, Bangalore, Pune, Kerala, Pune, Mumbai, Etc). Job Description: Expertise in SoC/IP design. Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog. In depth knowledge on RTL quality checks (Lint, CDC). Knowledge of...
-
RTL Design Lead
2 months ago
Greater Bengaluru Area, India Wipro Full timeRTL Design Leads/Managers Experience: 5 to 15+ YearsLocations: India, Hyd, Delhi (NCR), Chennai, Bangalore, Pune, Kerala, Pune, Mumbai, Etc).Job Description: Expertise in SoC/IP design.Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.In depth knowledge on RTL quality checks (Lint, CDC).Knowledge of synthesis...
-
ASIC RTL Design Leads
3 weeks ago
Bengaluru, India Wipro Full timeHi All,We are Hiring ASIC RTL Design Engineers / Leads.Location: INDIA.Work Mode: Hybrid.Experience: 3 - 20 Yrs.Expertise in SoC/IP design.* Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.* In depth knowledge on RTL quality checks (Lint, CDC).* Knowledge of synthesis and low power is a plus.* Good...
-
ASIC RTL Design Leads
3 weeks ago
Bengaluru, India Wipro Full timeHi All,We are Hiring ASIC RTL Design Engineers / Leads.Location: INDIA.Work Mode: Hybrid.Experience: 3 - 20 Yrs.Expertise in SoC/IP design.* Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.* In depth knowledge on RTL quality checks (Lint, CDC).* Knowledge of synthesis and low power is a plus.* Good...
-
ASIC RTL Design Leads
1 week ago
Bengaluru, India Wipro Full timeHi All,We are Hiring ASIC RTL Design Engineers / Leads.Location: INDIA.Work Mode: Hybrid.Experience: 3 - 20 Yrs.Expertise in SoC/IP design.* Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.* In depth knowledge on RTL quality checks (Lint, CDC).* Knowledge of synthesis and low power is a plus.* Good...
-
ASIC RTL Design Leads
1 week ago
Bengaluru, India Wipro Full timeHi All, We are Hiring ASIC RTL Design Engineers / Leads. Location: INDIA. Work Mode: Hybrid. Experience: 3 - 20 Yrs. Expertise in SoC/IP design. * Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog. * In depth knowledge on RTL quality checks (Lint, CDC). * Knowledge of synthesis and low power is a plus. * Good...
-
ASIC RTL Design Leads
1 week ago
Bengaluru, India Wipro Full timeHi All,We are Hiring ASIC RTL Design Engineers / Leads.Location: INDIA.Work Mode: Hybrid.Experience: 3 - 20 Yrs.Expertise in SoC/IP design.* Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.* In depth knowledge on RTL quality checks (Lint, CDC).* Knowledge of synthesis and low power is a plus.* Good...
-
Design Enginer
2 months ago
Bengaluru, India Dew Software Full timeDew Software, a leading player in the Digital Transformation space, is seeking a skilled DFD RTL Engineer to join our team. Working with Fortune 500 companies to support their digital innovation and transformation strategies, the DFD RTL Engineer will be responsible for the design and development of RTL (Register Transfer Level) circuits and systems. Dew...
