
Staff, Design Verification
4 days ago
We're looking for a passionate and hands-on RISC-V CPU Cluster/SoC DV Engineer to architect, develop, and evolve world-class verification infrastructure for high-performance RISC-V CPU clusters. If building from scratch, innovating on methodology, and collaborating with top-tier CPU designers excites you — read on.
This role is hybrid, based out of Bangalore.
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting
Who You Are
- You thrive in building robust verification environments using SystemVerilog, UVM and C++, and can define and drive verification plans independently.
- You bring a system-level mindset, with experience integrating multiple IPs into clusters or SoCs and verifying their interactions.
- You have a strong grasp of stimulus planning, debug techniques, and coverage closure for verifying complex hardware subsystems like caches, NoCs, and memory hierarchies.
- You’re comfortable working on features that span multiple IPs — such as coherence, security — and ensuring their correct behavior at the cluster or SoC level.
What We Need
- A Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
- 5- 12 years of Strong experience with System Verilog and UVM-based verification.
- Proven ability to drive subsystem or SoC-level DV projects with integration and system feature validation responsibilities.
- Familiarity with AXI/CHI protocols, System IPs flows (like debug/trace, power management), and integration flows for multi-IP verification environments.
What You Will Learn
- Techniques to scale DV infrastructure for verifying high-performance RISC-V clusters and SoCs.
- How to verify multi-agent interactions across CPUs, system IPs and NoC or fabric components.
- Best practices for cross-IP feature convergence, integration-level planning, and reuse across cluster/SOC programs.
- How to collaborate with global teams across RTL, DV, software, and validation for cohesive system-level bring-up.
-
Senior design verification lead
2 days ago
Bangalore, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Leads / Managers Experience: 10+ Years. Location: Bengaluru or Visakhapatnam. Job Description: # Lead So C Design Verification efforts for complex projects, ensuring successful execution of verification plans. # Develop and implement comprehensive verification strategies, including test plans,...
-
Senior design verification lead
2 days ago
Bangalore, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Leads / Managers Experience: 10+ Years. Location: Bengaluru or Visakhapatnam. Job Description: # Lead So C Design Verification efforts for complex projects, ensuring successful execution of verification plans. # Develop and implement comprehensive verification strategies, including test plans,...
-
Senior design verification lead
4 days ago
Bangalore, India Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience - 10+ Yrs. Location - Bengaluru or Visakhapatnam Job Description: Lead So C Design Verification efforts for complex projects, ensuring successful execution of verification plans. Develop and implement comprehensive verification strategies , including test plans,...
-
Senior design verification lead
2 days ago
Bangalore, India Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience - 10+ Yrs. Location: Bengaluru or Visakhapatnam. Job Description: Lead So C Design Verification efforts for complex projects, ensuring successful execution of verification plans. Develop and implement comprehensive verification strategies, including test plans, testbenches, and...
-
Senior Design Verification Lead
3 days ago
Bangalore, India Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience - 10+ Yrs. Location: Bengaluru or Visakhapatnam. Job Description: Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans. Develop and implement comprehensive verification strategies , including test plans,...
-
Senior Design Verification Lead
4 days ago
bangalore, India Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE)Experience - 10+ Yrs.Location - Bengaluru or VisakhapatnamJob Description:Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans.Develop and implement comprehensive verification strategies, including test plans, testbenches, and coverage...
-
Verification Lead Design Engineer
1 week ago
bangalore, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...
-
Staff Design Verification Engineer
6 days ago
Bangalore, Karnataka, India Analog Devices Full timeAbout Analog DevicesAnalog Devices Inc NASDAQ is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge ADI combines analog digital and software technologies into solutions that help drive advancements in digitized factories mobility and digital healthcare combat climate change ...
-
Senior design verification engineer
4 days ago
Bangalore, India Prodapt ASIC Services Full timeKey job responsibilities: As a Senior Design Verification Engineer, you will define verification methodology and implement the corresponding verification plan for the So C. You will participate in the design verification and bring-up of the So C by writing relevant tests, coverages, assertions, developing automation infrastructure, debugging code, test...
-
Senior Design Verification Engineer
1 week ago
Bangalore, India Prodapt ASIC services (Formerly Innovative Logic) Full timeKey job responsibilities: As a Senior Design Verification Engineer, you will define verification methodology and implement the corresponding verification plan for the SoC. You will participate in the design verification and bring-up of the SoC by writing relevant tests, coverages, assertions, developing automation infrastructure, debugging code, test...