Lead Full Chip timing, STA Expertise

3 days ago


Bangalore, India Advanced Micro Devices, Inc Full time

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance_ PMTS SILICON DESIGN ENGINEER THE ROLE: The position will involve working with a very experienced physical design team of Server SOC and is responsible for full chip timing, constraints and signoff s to meet challenging goals for frequency, power and other design requirements for AMD next generation processors in a fast-paced environment on cutting edge technology. THE PERSON: Engineer with good attitude who seeks new challenges and has good analytical and and problem-solving skills. Candidate needs to have the ability and desire to learn quickly and should be a good team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. KEY RESPONSIBILITIES: Working on full chip static timing analysis setup and signoff of multi-corner multi-voltage designs, constraints, Owning timing execution to meet timing requirements including timing budgeting, repeater planning, constraints/exceptions generation and management Areas of focus include Timing analysis and verification, extraction and noise glitch analysis, Constraints Engaging closely with Design teams to understand the design and convergence challenges and providing ECOs with a focus on PPA and TAT optimizations. Hierarchical timing analysis and convergence at block, section and fullchip level. Understanding CTS strategies, LVF/POCV variations and providing feedback to the implementation/methodology teams. PREFERRED EXPERIENCE: 16+ years of professional experience in Constraints generation, STA, full chip timing and physical design, preferably with high performance designs. Demonstrated ability in areas of Timing analysis, timing convergence, SI/Noise analysis, Signoff quality (PVT, process variation effects, guardbanding, etc), Timing ECOs, PV/Noise modelling, .libs, is a must. Multi-voltage scenarios design handling knowledge is expected. STA closure/convergence execution on Low power designs is an added advantage. Expertise in industry standard EDA tools (Primetime) Hands-on experience with Physical Design implementation is a plus Proficiency in scripting language, such as, Perl and Tcl. Versatility with scripts to automate design flow, analysis Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams Experience in 16/14/10/7/5/3nm nodes Good understanding of computer organization/architecture is preferred. Strong analytical/problem solving skills and pronounced attention to details ACADEMIC CREDENTIALS: Bachelor's or Master's degree in related discipline preferred Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.PMTS SILICON DESIGN ENGINEER THE ROLE: The position will involve working with a very experienced physical design team of Server SOC and is responsible for full chip timing, constraints and signoff s to meet challenging goals for frequency, power and other design requirements for AMD next generation processors in a fast-paced environment on cutting edge technology. THE PERSON: Engineer with good attitude who seeks new challenges and has good analytical and and problem-solving skills. Candidate needs to have the ability and desire to learn quickly and should be a good team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. KEY RESPONSIBILITIES: Working on full chip static timing analysis setup and signoff of multi-corner multi-voltage designs, constraints, Owning timing execution to meet timing requirements including timing budgeting, repeater planning, constraints/exceptions generation and management Areas of focus include Timing analysis and verification, extraction and noise glitch analysis, Constraints Engaging closely with Design teams to understand the design and convergence challenges and providing ECOs with a focus on PPA and TAT optimizations. Hierarchical timing analysis and convergence at block, section and fullchip level. Understanding CTS strategies, LVF/POCV variations and providing feedback to the implementation/methodology teams. PREFERRED EXPERIENCE: 16+ years of professional experience in Constraints generation, STA, full chip timing and physical design, preferably with high performance designs. Demonstrated ability in areas of Timing analysis, timing convergence, SI/Noise analysis, Signoff quality (PVT, process variation effects, guardbanding, etc), Timing ECOs, PV/Noise modelling, .libs, is a must. Multi-voltage scenarios design handling knowledge is expected. STA closure/convergence execution on Low power designs is an added advantage. Expertise in industry standard EDA tools (Primetime) Hands-on experience with Physical Design implementation is a plus Proficiency in scripting language, such as, Perl and Tcl. Versatility with scripts to automate design flow, analysis Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams Experience in 16/14/10/7/5/3nm nodes Good understanding of computer organization/architecture is preferred. Strong analytical/problem solving skills and pronounced attention to details ACADEMIC CREDENTIALS: Bachelor's or Master's degree in related discipline preferred Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.


  • Sta lead

    2 weeks ago


    Bangalore, India ACL Digital Full time

    Technical Skills: Well versed with the timing closure (STA), timing closure methodologies. Pre/Post-layout constraint development to timing closure. Handshake with the design team and develop functional/DFT constraints. IP level constraint integration. Multi-voltage/Switching aware corner definitions. RC/C model selection understanding. Abstraction...

  • STA Lead

    2 days ago


    bangalore district, India Mirafra Technologies Full time

    Skills Required Netlist and constraint sign in checks and validation. Prime time constraint development at full chip level and clean up. Multimode multi corner timing knowledge and timing closure at sub HM/block/top level. Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for...


  • Bangalore, India Capgemini Engineering Full time

    Experience : 5+years Location : Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or So C designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and...


  • Bangalore, India ACL Digital Full time

    We’re Hiring: STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad Company: ACL Digital Company Location: Bangalore & Hyderabad Experience: 5 to 15 Years Job Type: Full-Time ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced So C designs. If you’re an STA...

  • Sta engineer

    2 weeks ago


    Bangalore, India ACL Digital Full time

    Job Title: STA Engineer Location: Banglaore/Hyderabad Employment Type: Full-time Industry: Semiconductors / VLSI / ASIC Design Job Summary: We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex So C blocks or full-chip designs,...


  • bangalore district, India Capgemini Engineering Full time

    Experience : 5+years Location : Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and...


  • Bangalore, India Tenstorrent Full time

    Tenstorrent is looking for a skilled and detail-oriented Static Timing Analysis (STA) Engineer to help us deliver first-pass silicon success for our cutting-edge AI and RISC-V So Cs. Engineers with a strong foundation in Static Timing Analysis (STA) and timing constraints. In this role, you’ll lead timing closure efforts across block and full-chip...


  • Bangalore, India LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) Engineer Job Description Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and...

  • STA Engineer

    7 days ago


    bangalore district, India ACL Digital Full time

    Job Title: STA Engineer Location: Banglaore/Hyderabad Employment Type: Full-time Industry: Semiconductors / VLSI / ASIC Design Job Summary: We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs,...

  • STA Engineers

    3 days ago


    Bangalore, India LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) Engineer Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design...