Senior/Principal Asic Rtl Design Engineer
3 weeks ago
My name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time. Job Title - Senior/Principal ASIC RTL Design Engineer (SoC/Subsystem) Location -Bangalore, Karnataka Job Description : Job Summary: Own end-to-end RTL design for complex SoC or large subsystem blocks, from micro-architecture through tapeout and silicon bring-up. Responsibilities: Define micro-architecture from specs; write high-quality synthesizable SystemVerilog/Verilog RTL for SoC-level or large subsystems. Own design bring-up, block/subsystem integration, and close on timing, power, and area with synthesis and PnR teams. Drive design reviews, close bugs, and support silicon validation and post-silicon debug. Collaborate with DV to define test plans, assertions, and coverage goals; support emulation/FPGA only as a secondary validation aid (not counted toward the 8 years). Must-have qualifications: 8+ years of hands-on ASIC RTL development experience (FPGA work does not count toward the 10 years). Multiple production ASIC tapeouts owning significant SoC or subsystem functionality (e.G., interconnects, coherency, memory subsystem, high-speed I/O, security, or power-management islands). Strong SystemVerilog/Verilog RTL and micro-architecture skills, including clock/reset design, low-power techniques (UPF/retention/isolation), and AMBA/standard bus protocols (AXI/ACE/AHB/APB). Proven collaboration with physical design on synthesis constraints, timing closure, DFT hooks, and ECOs. Proven silicon bring-up experience for owned blocks/subsystems. Nice to have: Exposure to coherency protocols, cache/memory controllers, DDR/PCIe subsystems, security/crypto blocks. SVA for design-level assertions, performance modeling, or power/perf analysis skills. Scripting for design productivity (Tcl/Python), used in service of hands-on RTL work. Best, Shahid
-
Senior RTL Design Engineer
2 days ago
lucknow, India MosChip® Full timeExperience: 4 -12 Years Location: Hyderabad / Bangalore Job Description: Experience in Logic design / RTL coding is a must.Experience is SoC design and integration for complex SoCs is a must.Experience in Verilog/System-Verilog is a must.Experience in Multi Clock designs, Asynchronous interface is a must.Experience in using the tools in ASIC development such...
-
Digital Circuit Designer
6 days ago
lucknow, India beBeeDesign Full timeSenior RTL Design EngineerKey Responsibilities:Logic Design/Rtl Coding: Experience in designing and implementing complex digital circuits is essential.Soc Design And Integration: Proficiency in designing and integrating complex SoCs, including clocking and reset architectures, is required.Verilog/System-Verilog: In-depth knowledge of Verilog and...
-
Principal 5G Digital Predistorter
5 days ago
Lucknow, India Faststream Technologies Full timeWe are seeking a 5G Digital Predistortion (DPD) Architect, responsible for developing 5G OpenRAN Radio Units with emphasis on transmitter linearizer system architecture and IP Core targeted towards Satellite Communication, Wireless Backhaul & mMIMO.Responsibilities:Architecting, designing and optimizing DPD Subsystem within the mMIMO RadioDesign high...
-
Principal 5G Digital Predistorter
5 days ago
Lucknow, India Faststream Technologies Full timeWe are seeking a 5G Digital Predistortion (DPD) Architect, responsible for developing 5G OpenRAN Radio Units with emphasis on transmitter linearizer system architecture and IP Core targeted towards Satellite Communication, Wireless Backhaul & mMIMO.Responsibilities:Architecting, designing and optimizing DPD Subsystem within the mMIMO RadioDesign high...
-
Senior Bridge Engineer
1 week ago
lucknow, India beBeeBridgeEngineer Full timeJob Title: Senior Bridge EngineerIn this pivotal role, senior bridge engineers play a key part in shaping the development and maintenance of bridges.Key Responsibilities:The primary duties involve an assessment of existing bridges, encompassing the preparation of thorough assessment reports based on comprehensive design experience with steel composite and...
-
Senior Hardware Design Specialist
1 week ago
lucknow, India beBeeHardware Full timeHardware Engineer Role OverviewWe're seeking skilled hardware engineers to collaborate with research teams on challenging projects that simulate real-world semiconductor development.The ideal candidate will possess strong analytical and problem-solving skills, effective communication abilities for cross-functional collaboration, and a curiosity about AI/ML...
-
Principal Designer
4 weeks ago
Lucknow, India Livspace Full timeJob Description As a Principal Designer, you are responsible for managing the design for projects month-on-month, through a team of Junior designers. You will ensure their productivity & work output by imparting required training and leading discussions on designs. Manage to design of 2 to 5 projects month-on-month. Ensuring work output of a Team of...
-
Principal Engineer
1 week ago
lucknow, India beBeeKernel Full timeJob Title: Principal Engineer - Kernel ArchitectureWe are seeking a seasoned Principal Engineer - Kernel Architecture to join our team.About the Role:The successful candidate will be responsible for designing and developing kernel architecture, with a strong focus on crash analysis and root cause identification. They will work closely with cross-functional...
-
Principal Designer
5 days ago
lucknow, India beBeeAutocad Full timeAbout Droisys, an innovation technology company focused on helping companies accelerate their digital initiatives from strategy and planning through execution. We leverage deep technical expertise, Agile methodologies, and data-driven intelligence to modernize systems of engagement and simplify human/tech interaction.We invest in our talent and support...
-
Digital Design Strategist
1 week ago
lucknow, India beBeeDesign Full timeDigital Design ExpertiseWe are seeking a seasoned digital design professional to drive the development and optimization of our complex ASICs and SoCs.