DFT Engineer
2 weeks ago
Job Title: DFT Lead Location: Bangalore, Karnataka, India. Company and Candidature Brief: At ScaleFlux, we are a family unit powered by diversity, inclusion, transparency, respect, integrity, and passion-for both our clients and our people. Our business growth depends on your professional development, as we collaborate, share ideas and innovations, and invest in our future. By forging meaningful partnerships with our people, we come together with a shared purpose, exceeding our goals. This keeps us nimble, ahead of the competition, and at the forefront of our industry. Our continued success begins with you. ScaleFlux helps customers harness data growth as a competitive advantage by building products that reduce complexity and accelerate the creation of value from data. In our first phase of rethinking the data pipeline for the modern data center, ScaleFlux built a better SSD by embedding computational storage technology into flash drives. Now, customers can gain an edge by deploying storage intelligence to optimize their data center infrastructure for workloads like databases, analytics, IoT, and 5G. For a detailed information about us visit the company website: Roles and Responsibilities: In Depth knowledge of overall DFT concepts including Analog IP block testing. Extensive experience in DFT Insertion which includes SCAN, MBIST, BSCAN and JTAG. Well versed with RTL level or Netlist level Insertion (Block level/Top level). ATPG Coverage Analysis and improvement. Hands on experience in DFT verification. Efficient debugging skills, Excellent problem-solving skills. Knowledge of equivalence check and RTL lint tool (like spyglass). Ability to do multi-tasking & work on several high priority designs in parallel. Good communication skills and ability to work with cross functional teams. Working Experience with ATE Pattern Development and ATE support Qualifications and Skill set BE/BS degree (Masters preferred) in Electrical/Electronics/VLSI Engineering with 10+ years of relevant DFT experience Strong fundamentals in DFT Excellent communication and interpersonal skills. Excellent Leadership quality to technically mentor and lead a team of DFT engineers. Hands on experience in SCAN, MBIST, BSCAN, IP test modes and Post silicon support.
-
DFT Engineer
4 days ago
bangalore, India Best NanoTech Full timeAbout the Company: We are seeking an experienced DFT Engineer to join our semiconductor engineering team in Bengaluru. We are looking for a candidate with a strong background in DFT architecture, ATPG, and scan optimization to ensure high-quality production testing for our SoCs.About the Role:Position: DFT EngineerExperience: 7+ YearsLocation:...
-
DFT Engineer
1 week ago
Bangalore, India Best NanoTech Full timeTitle- DFT Engineer Experience- 5+ Location- Bangalore Key Responsibilities • Define and implement DFT strategies including Scan Insertion, ATPG, MBIST/BIST, Boundary Scan, and JTAG. • Collaborate with RTL, Verification, Physical Design, and STA teams for seamless DFT integration • Develop and validate test plans, test infrastructure, and test patterns...
-
DFT Engineer
1 week ago
bangalore, India ACL Digital Full timeDFT EngineerLocation: BangaloreNotice Period: 30 daysJob Description:We are looking for a skilled DFT Engineer with 3–5 years of experience in ASIC design and verification with a strong focus on Design-for-Test methodologies. You will be responsible for implementing and verifying DFT architectures to ensure high test coverage and manufacturability.Key...
-
Dft Engineer
2 weeks ago
Bangalore, India Mirafra Technologies Full timeSR DFT engineer/ Leads Exp- 4 years+ - DFT Tools flow: Mentor Tessent - Implementation: More RTL level implementation - LEC at RTL level (pre-DFT vs post-DFT) and gate level - SoC/Block : SoC as well as Subsystem/block/partition level - Good to have : SSN is must - Insertion: Scan, MBIST, occ, edt using ARM DFT flow - Patten generation, retargeting and...
-
DFT engineer
4 days ago
bangalore, India Mirafra Technologies Full timeSR DFT engineer/ Leads Exp- 4 years+ • DFT Tools flow: Mentor Tessent • Implementation: More RTL level implementation • LEC at RTL level (pre-DFT vs post-DFT) and gate level • SoC/Block : SoC as well as Subsystem/block/partition level • Good to have : SSN is must • Insertion: Scan, MBIST, occ, edt using ARM DFT flow • Patten generation,...
-
DFT engineer
1 week ago
bangalore, India Mirafra Technologies Full timeSR DFT engineer/ LeadsExp- 4 years+• DFT Tools flow: Mentor Tessent• Implementation: More RTL level implementation• LEC at RTL level (pre-DFT vs post-DFT) and gate level• SoC/Block : SoC as well as Subsystem/block/partition level• Good to have : SSN is must• Insertion: Scan, MBIST, occ, edt using ARM DFT flow• Patten generation, retargeting and...
-
DFT Engineer
4 weeks ago
Bangalore, India Best NanoTech Full timeJob Title: DFT Engineer Location: Delhi NCR / Bangalore Experience: 3-10 Years Notice Period: Immediate to 15 Days About the Role We are hiring an experienced DFT Engineer responsible for the complete design-for-test implementation and verification cycle for complex SoCs. The ideal candidate should have full-cycle experience across scan insertion, ATPG,...
-
DFT Engineer
2 days ago
bangalore, India Ad Astra Consultants Full timeDFT Engineers Location Bangalore Job Description DFT Fundamentals including JTAG, Scan, ATPG, IEEE 1687 iJTAG, EDT Architecture Scan Insertion using Fusion Compiler or other EDA tools ATPG Coverage Analysis and DRC clean up ATPG patterns simulation and debug using SNPS VCS and Verdi tools Understanding of Design for Test methodologies and DFT experience...
-
DFT Engineer
2 days ago
Bangalore, India Ad Astra Consultants Full timeDFT Engineers Location Bangalore Job Description - DFT Fundamentals including JTAG, Scan, ATPG, IEEE 1687 iJTAG, EDT Architecture - Scan Insertion using Fusion Compiler or other EDA tools - ATPG Coverage Analysis and DRC clean up - ATPG patterns simulation and debug using SNPS VCS and Verdi tools - Understanding of Design for Test methodologies and DFT...
-
DFT Engineer
1 day ago
Bangalore, India Ad Astra Consultants Full timeDFT Engineers Location Bangalore Job Description DFT Fundamentals including JTAG, Scan, ATPG, IEEE 1687 iJTAG, EDT Architecture Scan Insertion using Fusion Compiler or other EDA tools ATPG Coverage Analysis and DRC clean up ATPG patterns simulation and debug using SNPS VCS and Verdi tools Understanding of Design for Test methodologies and DFT experience...
