RTL Principal Design Engineer
3 weeks ago
- Design & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)
- Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuits
- Good understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset distribution
- Proficient in RTL coding, DSP datapath designs as well as control FSM ensuring timing closures at 2GHz and above at lower geometry nodes
- Very good in understanding and defining timing constraints and critical high speed path timing closure working with BE teams
- General flow understanding of various stages and steps involved in Serdes design flow will be a huge plus including AMS modelling and SV RNM verification.
- Good knowledge of functional (analog BIST, eye-surf) and structural DFT (Bscan, Scan etc..) for high speed PHY IPs will be a plus.
- Work closely with analog and validation teams to bring up silicon and fine tune and debug performance issues at high speed
- Strong knowledge on complete Implementation flows and rigorous checks before delivery to other teams or customers ex- LINT, SDC, CDC, DFT, Low power and trial PnR
-
RTL Principal Design Engineer
7 days ago
Bengaluru, Karnataka, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
2 months ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for --Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
2 months ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for - -Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
7 days ago
Bengaluru, Karnataka, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.Lead and also hands on end to end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
2 months ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for - -Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power. -Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
3 weeks ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for - -Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power. -Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
3 weeks ago
Bengaluru, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for - -Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
Principal RTL Design Engineer
7 days ago
Bengaluru, Karnataka, India arm limited Full timeThe Role Job Overview: Arm designs the technology that is at the heart of sophisticated digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. Arm improves people's lives by enabling the intelligence in affordable, easy-to-use electronic products that transform the way...
-
RTL Principal Design Engineer
7 days ago
Bengaluru, Karnataka, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
RTL Design Engineer
7 days ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Design is a leading technology consulting and solutions development firm specializing in Chip design, Firmware and Embedded Software development, Cloud Computing, Cyber Security, and AI/ML domains. Our success is anchored in the unparalleled expertise of our engineering leadership team, whose collective experience spans renowned tech giants like...
-
RTL Principal Design Engineer
2 months ago
Bengaluru, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
RTL Principal Design Engineer
3 weeks ago
Bengaluru, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
RTL Principal Design Engineer
2 months ago
Bengaluru, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
Rtl Principal Design Engineer
7 days ago
Bengaluru, Karnataka, India Cadence Design Systems Full timeDesign & synthesize for a complex Ser Des IPs in various technology nodes ( 100 G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
RTL Principal Design Engineer
3 weeks ago
Bengaluru, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
RTL Design Engineer
7 days ago
Bengaluru, Karnataka, India Wipro Full timeJob Title: RTL Design EngineerCompany: Leading Semiconductor CompanyLocation: Bengaluru, Karnataka, IndiaAbout the RoleJoin our team as an RTL Design Engineer and play a key role in designing complex digital systems.Duration: Full TimeJob description 5+ years of experience in front end RTL design and front-end tools and flows Proficient in SOC integration,...
-
RTL Design Engineer
2 months ago
Bengaluru, India Wipro Full timeJob Title: RTL Design EngineerLocation: Bengaluru, Karnataka, IndiaDuration: Full TimeJob description• 5+ years of experience in front end RTL design and front-end tools and flows• Experience in SOC integration, RTL release flows, clocking and reset architecture.• Experience in post RTL checks — Lint, CDC, RDC• Experience in RTL synthesis and...
-
RTL Design engineer
4 weeks ago
Bengaluru, India L&T Technology Services Full timeRTL Design Engineer with 5+ Years of Hands on experiences.• Experience/proficiency in RTL design(Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, SoC Design and Integration• Should have hands on experience in all the Design aspects, should work independently.• Experience/proficiency in front-end...
-
RTL Design engineer
3 weeks ago
Bengaluru, India L&T Technology Services Full timeRTL Design Engineer with 5+ Years of Hands on experiences.• Experience/proficiency in RTL design(Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, SoC Design and Integration• Should have hands on experience in all the Design aspects, should work independently.• Experience/proficiency in front-end...
-
RTL Design engineer
4 weeks ago
Bengaluru, India L&T Technology Services Full timeRTL Design Engineer with 5+ Years of Hands on experiences.• Experience/proficiency in RTL design(Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, SoC Design and Integration• Should have hands on experience in all the Design aspects, should work independently.• Experience/proficiency in front-end...