Current jobs related to Dft engineer - Kurnool - Ms Angel And Genie

  • Highly Motivated DFT Specialist

    7 days ago

    kurnool, India beBeeTestability Full time

    We are seeking an experienced DFT Engineer to play a crucial role in ensuring the testability and manufacturability of complex integrated circuits.This position requires a strong understanding of Design for Testability (DFT) methodologies and the ability to independently implement and optimize DFT strategies. The ideal candidate will collaborate with design...

  • Senior Design Verification Engineer

    7 days ago

    kurnool, India beBeeVerification Full time

    Senior Design Verification EngineerThe role of the Senior Design Verification Engineer involves working on high-priority designs with a focus on DFT concepts, scan insertion, ATPG, and memory test validation.The ideal candidate will have in-depth knowledge of DFT and hands-on experience with various tools such as Synopsis TetraMax/DFTMax and Cadence...

  • Senior Digital Solutions Architect

    1 week ago

    kurnool, India beBeeDigitalFullTailorEngineer Full time

    Job OverviewWe are seeking a seasoned Digital Full-Tailor Engineer with 8+ years of experience in delivering high-quality solutions. The successful candidate will be responsible for designing, implementing, and verifying Programmable BIST (PMBIST) architecture.Key ResponsibilitiesDevelop and execute PMBIST planning, insertion, verification, and closure...

Dft engineer

4 weeks ago

Kurnool, India Ms Angel And Genie Full time

Job Description We are looking for an energetic, passionate and process oriented DFT Engineers who has extensive experience in planning, implementation and verification of DFT features for multiple So C. Direct Responsibilities of the role, but not limited to, working on various aspects of IP and So C DFT including the DFT Architecture, Spyglass DFT, RTL implementation, Verification, Scan and ATPG. SCAN insertion, ATPG and pattern simulation/debug. MBIST and Repair implementation and verification TOP DFT architecture Design ATE vector setup and Yield improvement The candidate must be able to drive the DFT implementation for various features including Scan, MBIST, TAP etc. and should have executed at-least 1 full So C end to end as a DFT engineer. Qualifications Bachelor's in Electrical/Computer Engineering, Computer Science or related field plus 5+ years of relevant experience OR a Master's degree in Electrical/Computer Engineering, Computer Science or related field with 10+ years of relevant experience. Strong experience of ATPG background, Good experience into SCAN related process. Previous experience of working with manufacturing engineering, on pattern delivery, post-silicon support are definite plus. Previous experience of working with manufacturing engineering, on pattern delivery, post-silicon support are definite plus.