Senior Engineer I

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B) global organization? We offer all that and more at Microchip Technology Inc. People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our ; we affectionately refer to it as the and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over without a great team dedicated to empowering innovation. People like you. Visit our page to see what exciting opportunities and company await Job Description: About the Company: Microchip FPGA Product Group is the leading supplier of nonvolatile, low-power programmable technologies. Our mission is to manage power consumption at both the chip and the system level, leveraging the industry's lowest power FPGAs and unique mixed-signal FPGAs to offer system designers a competitive edge. Our Design Center in Hyderabad, India is a growing and vital member of the group. About this Position: You will join the Device Data Modeling team. You will work closely with silicon design engineers, software engineers and technology development engineers to develop timing & power models for use in Microchip Libero software suite, simulation and synthesis. This can include the modeling of complex IPs integrated inside the fabric such as CPUs and various analog blocks. Good communication and presentation skills are required. Required Skills and Experience: Bachelor or Master’s degree in Electrical or Computer Engineering 4-7 years of experience in developing timing & power models (NLDM, CCS, etc.) for standard cell, I/O and custom circuits preferably in 12nm and below nodes Hands on experience with running PrimeTime, extracting timing data for custom PnR blocks In depth knowledge of electrical engineering fundamentals including CMOS device operation and characteristics, including understanding of advancing modeling techniques Hands on experience with simulation using HSPICE, Hsim or Finesim Experience with scripting tools such as Python/Perl/Shell etc. Initiative (self-motivated, self-confident, self-driven, self-learning, always striving for excellence) Commitment (responsible, responsive, committed to winning) Work quality ("do it right the first time," attention to detail, good documentation) Strong analytical, problem-solving skills and excellent communication skills Requirements/Qualifications: Exposure to Physical verification using LVS and LPE tools (Synopsys Hercules or Mentor Graphics Calibre and StarRC-XT) Exposure to Static Timing analysis at gate level or transistor level with tools such as PrimeTime or NanoTime Exposure to Standard cell characterization tools such as SiliconSmart Working knowledge of SOC and/or FPGA Architectures Knowledge of FPGA design synthesis and routing associated with Microchip (Libero), Xilinx (ISE), or Altera (Quartus) tools Working knowledge of ASIC/FPGA design flows with a focus on timing and power analysis tools Travel Time: 0% - 25%To all recruitment agencies :