Silicon RTL Design Engineer Networking, Cloud

7 days ago

Bengaluru, India Google Full time

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 4 years of experience in ASIC development with Verilog/SystemVerilog, VHDL.
  • Experience in micro-architecture and design of IPs and Subsystems.
  • Experience in ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).

Preferred qualifications:

  • Experience in Networking domain like Packet processing, bandwidth management, congestion control etc.
  • Experience with scripting languages (e.g., Python or Perl).
  • Knowledge of bus architectures, fabrics/NoC, processor design, or memory hierarchies.
  • Knowledge of high performance and low power design techniques.

About The Job
In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

In this role, you will develop to accelerate and improve traffic efficiency in data centers. You will collaborate with members of architecture, verification, power and performance, physical design, etc. to specify and deliver quality designs for next generation data center accelerators. You will solve technical problems with innovative micro-architecture and practical logic solutions, and evaluate design options with complexity, performance, power and area in mind.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities

  • Own microarchitecture and implementation of IPs and subsystems in the Networking domain.
  • Work with design team members to close feature definitions and develop microarchitecture specifications.
  • Participate in design methodology, libraries, debug, code review in coordination with other IPs Design Verification (DV) teams and physical design teams.
  • Work on Power, Performance and Area improvements for the domains owned.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

  • RTL Engineer Networking

    7 days ago

    Bengaluru, India Eridu AI Full time

    Company Description Eridu AI is a Silicon Valley startup dedicated to enhancing the performance of large AI models. Led by a team of seasoned Silicon Valley executives and engineers with extensive experience in semiconductors, systems, and software, the company is headed by serial entrepreneur Drew Perkins. Perkins has co-founded multiple successful...

  • Lead RTL Design Engineer

    7 days ago

    Bengaluru, India ACL Digital Full time

    Lead RTL Design Engineers Experience Level:10+ years of RTL design and development Job Description: Silicon Design Engineer Location: Hyderabad and Bangalore Basic Job Deliverable: Silicon Design Engineer (RTL Design and Development) o Responsible for RTL design and development o Responsible for generating documents, such as requirements specification,...

  • Asic Rtl Design Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Proxelera Full time ₹ 1,04,000 - ₹ 1,30,878 per year

    Summary:We are looking for an experienced Senior/Principal ASIC RTL Design Engineer with 10+ years of hands-on RTL design expertise to join our team in Bangalore. The ideal candidate will own end-to-end RTL design for complex SoCs or large subsystems, from micro-architecture through tapeout and silicon bring-up.Job Description:Own RTL design of SoC-level or...

  • Lead RTL Design Engineer

    3 days ago

    Bengaluru, India ACL Digital Full time

    Lead RTL Design EngineersExperience Level:10+ years of RTL design and developmentJob Description: Silicon Design EngineerLocation: Hyderabad and BangaloreBasic Job Deliverable: Silicon Design Engineer (RTL Design and Development)o Responsible for RTL design and developmento Responsible for generating documents, such as requirements specification, design,...

  • Lead RTL Design Engineer

    1 week ago

    Bengaluru, India ACL Digital Full time

    Lead RTL Design EngineersExperience Level:10+ years of RTL design and developmentJob Description: Silicon Design EngineerLocation: Hyderabad and BangaloreBasic Job Deliverable: Silicon Design Engineer (RTL Design and Development)o Responsible for RTL design and developmento Responsible for generating documents, such as requirements specification, design,...

  • Lead RTL Design Engineer

    3 weeks ago

    Bengaluru, Karnataka, India ACL Digital Full time

    Lead RTL Design Engineers Experience Level:10+ years of RTL design and development Job Description: Silicon Design Engineer Location: Hyderabad and Bangalore Basic Job Deliverable: Silicon Design Engineer (RTL Design and Development) o Responsible for RTL design and development o Responsible for generating documents, such as requirements...

  • Silicon Networking RTL Design Senior Engineer, Cloud

    2 days ago

    Bengaluru, Karnataka, India Google Full time ₹ 15,00,000 - ₹ 20,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.8 years of experience in ASIC development with Verilog/SystemVerilog, VHDL.Experience with ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).Experience in...

  • FPGA Silicon Design Engineer

    7 days ago

    Bengaluru, India Altera Full time

    Altera is seeking highly skilled Senior/Lead FPGA Silicon Design Engineer to ensure the excellence of next-generation Ethernet/Transceiver/Crypto for top-tier FPGAs. This role offers opportunity to make a significant impact at a tech-driven company that provides leading programmable solutions, easily deployable in applications ranging from embedded,...

  • FPGA Silicon Design Engineer

    1 week ago

    Bengaluru, Karnataka, India Altera Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Altera is seeking highly skilled Senior/Lead FPGA Silicon Design Engineer to ensure the excellence of next-generation Ethernet/Transceiver/Crypto for top-tier FPGAs. This role offers opportunity to make a significant impact at a tech-driven company that provides leading programmable solutions, easily deployable in applications ranging from embedded,...

  • Lead RTL Design Engineer

    1 week ago

    Bengaluru, India ACL Digital Full time

    Lead RTL Design EngineersExperience Level:10+ years of RTL design and development Job Description: Silicon Design Engineer Location: Hyderabad and Bangalore Basic Job Deliverable: Silicon Design Engineer (RTL Design and Development) o Responsible for RTL design and development o Responsible for generating documents, such as requirements specification,...