Current jobs related to Physical Verification Engineers - Noida - Digicomm Semiconductor

  • Senior Physical Design Engineer

    3 weeks ago

    Noida, India 7Rays Semiconductors Full time

    3+ years relevant experience Lead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries. Excellent hands-on P&R skills with expert knowledge in ICC/Innovus Expert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR...

  • Senior Physical Design Engineer

    2 days ago

    Noida, India 7Rays Semiconductors Full time

    3+ years relevant experience Lead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries. Excellent hands-on P&R skills with expert knowledge in ICC/Innovus Expert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR...

  • Senior Physical Design Engineer

    4 weeks ago

    Noida, India 7Rays Semiconductors Full time

    3+ years relevant experienceLead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries.Excellent hands-on P&R skills with expert knowledge in ICC/InnovusExpert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR Drop...

  • Senior Physical Design Engineer

    3 weeks ago

    Noida, India 7Rays Semiconductors Full time

    3+ years relevant experienceLead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries.Excellent hands-on P&R skills with expert knowledge in ICC/InnovusExpert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR Drop...

  • Senior Physical Design Engineer

    3 weeks ago

    Noida, India 7Rays Semiconductors Full time

    3+ years relevant experience Lead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries. Excellent hands-on P&R skills with expert knowledge in ICC/Innovus Expert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR...

  • Senior physical design engineer

    4 weeks ago

    Noida, India 7Rays Semiconductors Full time

    3+ years relevant experienceLead with experience in So C Physical design across multiple technology nodes including 5nm for TSMC & Other foundries.Excellent hands-on P&R skills with expert knowledge in ICC/InnovusExpert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR...

  • Senior Physical Design Engineer

    4 weeks ago

    Noida, India 7Rays Semiconductors Full time

    - 3+ years relevant experience- Lead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries.- Excellent hands-on P&R skills with expert knowledge in ICC/Innovus- Expert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction,...

  • Senior Physical Design Engineer

    4 days ago

    Noida, India 7Rays Semiconductors Full time

    3+ years relevant experienceLead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries.Excellent hands-on P&R skills with expert knowledge in ICC/InnovusExpert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR Drop...

  • SoC Physical Design

    4 days ago

    Noida, India Ubique Systems Full time

    JD: JD: Lead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries. Excellent hands-on P&R skills with expert knowledge in ICC/Innovus Expert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR Drop Analysis, Timing,...

  • CPU Physical Design Engineer

    6 days ago

    Noida, Uttar Pradesh, India Qualcomm Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    General Summary:As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with...

Physical Verification Engineers

4 weeks ago

Noida, India Digicomm Semiconductor Full time

Exciting Opportunity for 
Physical Verification Engineers
Elevate your career with Digicomm Semiconductor Private Limited and take the next leap in your professional journey. Join us for unparalleled growth and development.

Responsibilities:-

  • Design Rule Checking (DRC): Run DRC checks using industry-standard tools to identify violations of manufacturing design rules. Collaborate with layout designers to resolve DRC issues.
  • Layout vs. Schematic (LVS) Verification: Perform LVS checks to ensure that the physical layout accurately matches the schematic and that there are no electrical connectivity discrepancies.
  • Electrical Rule Checking (ERC): Verify that the layout adheres to electrical constraints and requirements, such as voltage and current limitations, ensuring that the IC functions as intended.
  • Design for Manufacturing (DFM): Collaborate with design and manufacturing teams to optimize the layout for the semiconductor fabrication process. Address lithography and process variation concerns.
  • Process Technology Calibration: Calibrate layout extraction tools and parameters to match the specific process technology used for fabrication.
  • Resolution Enhancement Techniques (RET): Implement RET techniques to improve the printability of layout patterns during the photolithography process.
  • Fill Insertion: Insert fill cells into the layout to improve planarity and reduce manufacturing-related issues, such as wafer warping and stress.
  • Multi-Patterning and Advanced Nodes: Deal with challenges specific to advanced process nodes, including multi-patterning, coloring, and metal stack variations.
  • Hotspot Analysis: Identify and address potential hotspot areas that may lead to manufacturing defects or yield issues.
  • Post-Processing Simulation: Perform post-processing simulations to verify that the layout is compatible with the manufacturing process and does not introduce unwanted parasitics.
  • Process Integration Checks: Collaborate with process integration teams to ensure the smooth integration of the design with the semiconductor fabrication process.
  • Documentation: Maintain detailed documentation of verification processes, methodologies, and results.

Qualifications:-
BTECH/MTECH

Experience:-
The Engineers with 5+ years of Experience

Location:-
Bangalore/ Noida