Asic soc rtl design lead

19 hours ago


Bangalore, India Eximietas Design Full time

Hi All, Greetings' from Eximietas Design.... We are Hiring ASIC SOC RTL Design Engineer/Leads. Job Title: ASIC SOC RTL Design Engineer/Leads .. Experience: 8+ Years. Location: Visakhapatnam or Bangalore. Job Description: Eximietas Design is seeking an experienced and highly skilled ASIC SOC RTL Design to join our growing team. As a key contributor, you will play a critical role in defining and implementing the microarchitecture of cutting-edge semiconductor designs. You will work on complex RTL design challenges, collaborate with cross-functional teams, and contribute to the delivery of high-performance, power-efficient, and innovative solutions. Key Responsibilities: Define and develop microarchitecture specifications for complex So C designs. Lead RTL design and implementation using Verilog/System Verilog, ensuring optimal performance, power, and area (PPA). Collaborate with system architects, verification teams, and physical design teams to ensure successful project execution. Perform design trade-off analysis to meet functional, performance, and power requirements. Develop and implement design methodologies to improve efficiency and quality. Mentor and guide junior engineers, fostering a culture of innovation and excellence. Participate in design reviews, provide technical leadership, and ensure adherence to project timelines. Qualifications: 8+ years of hands-on experience in RTL design and microarchitecture development. Strong expertise in RTL design using Verilog/System Verilog and logic synthesis . Proficiency in microarchitecture design for complex So Cs, including pipelining, caching, and memory subsystems . Experience with low-power design techniques (e.g., clock gating, power gating, multi-Vt optimization). Familiarity with advanced process nodes and their specific challenges (e.g., fin FET, multi-patterning). Strong scripting skills in Tcl, Python, or Perl for automation and flow development. Excellent problem-solving skills and attention to detail. Strong communication and leadership skills. What We Offer: Opportunity to work on cutting-edge semiconductor designs and innovative technologies. Collaborative and inclusive work environment. Competitive compensation and benefits package. Professional growth and development opportunities. Interested Engineers please share your updated resume :



  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains. We are Hiring: ASIC SOC RTL Design Leads/Architect. Location: Bengaluru or Visakhapatnam. Experience: Above 10+ Years. ❖ Minimum Qualifications: Bachelor's degree in...


  • Bangalore, India Eximietas Design Full time

    Hi All, Greetings' from Eximietas Design....! We are Hiring ASIC SOC RTL Design Engineer/Leads. Job Title: ASIC SOC RTL Design Engineer/Leads ..! Experience: 8+ Years. Location: Bengaluru. Job Description: Eximietas Design is seeking an experienced and highly skilled ASIC SOC RTL Design to join our growing team. As a key contributor, you will...


  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains. We are Hiring: Senior ASIC SOC RTL Design Leads Location: Visakhapatnam or Bangalore Experience: 10+ Years. ❖ Minimum Qualifications: Bachelor's degree in Computer...


  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains. We are Hiring: Senior ASIC SOC RTL Design Leads Location: Visakhapatnam or Bangalore Experience: 10+ Years. ❖ Minimum Qualifications: Bachelor's degree in...


  • bangalore, India Eximietas Design Full time

    Hi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.We are Hiring: Senior ASIC SOC RTL Design LeadsLocation: Visakhapatnam or BangaloreExperience: 10+ Years.❖ Minimum Qualifications: Bachelor's degree in Computer Science,...


  • Bangalore, India 7hillsTS Full time

    Key skills with hand on: ASIC, RTL Design, VLSI-SOC , AMBA, Lint, CDC, Synopsys Lint CDC/Verdi Xcellium/Synopsys DC. Experience: 5 - 25 years Work Location: Trivandrum, Bangalore, Hyderabad, Chennai, Pune Education: Engineering (excluding Mechanical/Civil) Detailed JD: IP RTL design targeted for SOC, Static checks, some basic protocols Expertise in...


  • Bangalore, India Tessolve Full time

    Opportunity With Tessolve Semiconductor- Bangalore Hi All, we are hiring RTL design engineer and design verification engineer for Bangalore location. Exp: 5+ yr exp Skills: RTL ASIC, CDC, Lint, Synthesis, Spyglass We are hiring for RTL ASIC engineer 7f work experience in ASIC/IP Design. Experience in Logic design / RTL design Experience is IP design...


  • Bangalore, India 7hillsTS Full time

    Key skills with hand on: ASIC,RTL Design, VLSI-SOC ,AMBA, Lint, CDC, Synopsys LintCDC/VerdiXcellium/Synopsys DC. Experience: 5 - 25 years Work Location: Trivandrum, Bangalore, Hyderabad, Chennai, Pune Education: Engineering (excluding Mechanical/Civil) Detailed JD: IP RTL design targeted for SOC, Static checks, some basic protocols ...


  • bangalore, India 7hillsTS Full time

    Key skills with hand on: ASIC,RTL Design, VLSI-SOC ,AMBA, Lint, CDC, Synopsys LintCDC/VerdiXcellium/Synopsys DC.Experience: 5 - 25 yearsWork Location: Trivandrum, Bangalore, Hyderabad, Chennai, PuneEducation: Engineering (excluding Mechanical/Civil)Detailed JD:IP RTL design targeted for SOC, Static checks, some basic protocolsExpertise in SoC subsystem/IP...

  • ASIC RTL Engineer

    6 days ago


    Bangalore, India Wipro Full time

    Senior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols) Exp - 4 - 20 Location :Bengaluru, Hyderabad, Pune, Noida, Kochi Expertise in SoC subsystem/IP design Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog In depth knowledge on RTL quality checks...