Senior dv engineer

4 days ago

bangalore gpo, karnataka, India L&T Technology Services Full-time

Free with email or Google

Save this job and keep your search organized

Create a free account to save jobs, create alerts and return to this listing from your dashboard.

Free with email or Google

By continuing, you agree to our Terms & Privacy Policy.

LTTS is hiring for Design Verification Engineers with 5+ Years of experience.

Job Location : Bangalore, India

Detailed JD is as below ::

Job Description DV Positions:

Define and implement IP/So C verification plans, build verification test benches to enable IP/sub-stem/So C level verification

Develop functional tests based on verification test plan

Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage

Debug, root-cause and resolve functional failures in the design, partnering with the Design team

Qualifications and Skills for DV Positions:

Bachelor's or Masters degree in Computer Science, Electronics Engineering or equivalent practical experience

5 + of hands-on experience in Stem Verilog/UVM methodology and/or C/C++ based verification

5+ experience in IP/sub-stem and/or So C level verification based on Stem Verilog UVM/OVM based methodologies

Experience in development of UVM based verification environments from scratch

Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Experience with verification of ARM/RISC-V based CPU sub-stems or So Cs

Experience with IP or integration verification along with expertise of protocols like AMBA, PCIe, DDR, USB, Ethernet

Experience in E tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments

Experience with revision control stems like Mercurial(Hg), Git or SVN