ASIC Verification Engineer

4 weeks ago

Bengaluru, India Eviden Full time

Eviden, part of the Atos Group, with an annual revenue of circa € 5 billion is a global leader in data-driven, trusted and sustainable digital transformation. As a next generation digital business with worldwide leading positions in digital, cloud, data, advanced computing and security, it brings deep expertise for all industries in more than 47 countries. By uniting unique high-end technologies across the full digital continuum with 47,000 world-class talents, Eviden expands the possibilities of data and technology, now and for generations to come.

Role: ASIC Verification Engineer
Location:
Bangalore (Whitefield)

Experience: 3
+ years

Education:
Bachelor's Degree (BE / BTech) or Master's Degree (ME / MTech)

Verificaiton Engineer Integrating ASIC
functional verification team. ASIC developed include network controller, router and cache coherence controller targeting Bull high-end servers and Bull high-performance ("big data" and "exascale" servers).

Using "Constraint-Random, Coverage Driven" functional verification methodologies underlying UVM verification framework to ensure full and effective verification of complex ASIC.

Main Responsibilities

  • Acquire knowledge microarchitecture an ASIC unit by studying the specification and interacting with the logical design team.
  • Write and perform the test plan in close cooperation with the logical design team.
  • Develop coverage models and verification environments using UVM-SystemVerilog / C++. Write, maintain and publish the verification specification.
  • Monitor, analyze and debug simulation errors.
  • Monitor and analyze simulation coverage results to improve tests accordingly thereby achieving coverage targets on time.
  • Produce a maintainable and reusable code across projects.

Skills And Capacities

  • Curious, demanding and rigorous.
  • Mastering object oriented programming.
  • Knowledge of UVM verification methodology (or equivalent) and SystemVerilog / SystemC hardware verification languages
  • Knowledge of Constraint-Random / Coverage-Driven verification environments development in SystemVerilog / C ++ (drivers / monitors, constraint random tests, checkers and self-checking models and coverage models written in SystemVerilog-Covergrourp / SVA)
  • Knowledge of simulation tools and coverage database visualization tools
  • Effective in problems solving by rapidly identifying their root cause and developing patches or workarounds under tight timing constraints
Eviden

Let's grow together.

  • ASIC Verification Engineer

    3 weeks ago

    Bengaluru, India Maven Wave Partners Full time

    Job Description - Verificaiton Engineer Integrating ASIC - functional verification team. ASIC developed include network controller, router and cache coherence controller targeting Bull high-end servers and Bull high-performance (big data and exascale servers). - Using Constraint-Random, Coverage Driven functional verification methodologies underlying UVM...

  • ASIC Design Verification Engineer

    2 weeks ago

    Bengaluru, India CHIPLOGIC TECH Full time

    Description We are looking for a skilled ASIC Design Verification Engineer to join CHIPLOGIC TECH's dynamic team in Bengaluru. As an ASIC Design Verification Engineer, you will play a crucial role in ensuring the functionality and performance of our cutting-edge semiconductor products. You will be involved in verifying complex ASIC designs, running...

  • ASIC Design Verification Engineer

    2 weeks ago

    Bengaluru, Karnataka, India CHIPLOGIC TECH Full time ₹ 5,00,000 - ₹ 15,00,000 per year

    DescriptionWe are looking for a skilled ASIC Design Verification Engineer to join CHIPLOGIC TECH's dynamic team in Bengaluru. As an ASIC Design Verification Engineer, you will play a crucial role in ensuring the functionality and performance of our cutting-edge semiconductor products. You will be involved in verifying complex ASIC designs, running...

  • ASIC Design Verification Engineer

    2 weeks ago

    Bengaluru, India CHIPLOGIC TECH Full time

    Description We are looking for a skilled ASIC Design Verification Engineer to join CHIPLOGIC TECH's dynamic team in Bengaluru. As an ASIC Design Verification Engineer, you will play a crucial role in ensuring the functionality and performance of our cutting-edge semiconductor products. You will be involved in verifying complex ASIC designs, running...

  • ASIC Design Verification Engineer

    1 week ago

    Bengaluru, India CHIPLOGIC TECH Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    We are looking for a skilled ASIC Design Verification Engineer to join CHIPLOGIC TECH's dynamic team in Bengaluru. As an ASIC Design Verification Engineer, you will play a crucial role in ensuring the functionality and performance of our cutting-edge semiconductor products. You will be involved in verifying complex ASIC designs, running simulations, and...

  • Sr technical recruiter- asic

    2 weeks ago

    Bengaluru, India Prodapt ASIC Services Full time

    Prodapt is a global technology company and the largest specialized player in the Connectedness industry. As an AI-first strategic partner, Prodapt provides consulting, business transformation, and managed services to top telecom and tech enterprises. Prodapt’s ASIC Services is a leading provider of So C ASIC/FPGA and Embedded Software services. We offer...

  • ASIC Design Verification Engineer

    1 week ago

    Bengaluru, India HPE Aruba Networking Full time

    ASIC Verification Engineer Experience: 4+ Years Responsibilities: - You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. - Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%) - Define, architect, code, and...

  • ASIC Design Verification Engineer

    1 week ago

    Bengaluru, India HPE Aruba Networking Full time

    ASIC Verification Engineer Experience: 4+ Years Responsibilities: You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%) Define, architect, code, and deliver...

  • ASIC Design Verification Engineer

    1 week ago

    Bengaluru, India HPE Aruba Networking Full time

    ASIC Verification Engineer Experience: 4+ Years Responsibilities: You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%) Define, architect, code, and deliver...

  • ASIC Design Verification Engineer

    1 week ago

    Bengaluru, India HPE Aruba Networking Full time

    ASIC Verification Engineer Experience: 4+ Years Responsibilities: You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%) Define, architect, code, and deliver...