Analog Engineer- Layout

1 week ago

India Best NanoTech Full time

About the Company We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise in chip-level integration, bump planning, and ESD implementation, along with a good understanding of circuit simulation concepts. The engineer will work closely with SoC, Circuit, and Digital teams to ensure robust layout quality and performance. Job Description – Senior Analog Layout Engineer (8 to 17 Years Experience) Position: Senior Analog Layout / IP Delivery Engineer Experience Required: 8+ Years Location: Hyderabard/Remote Company: Spintronics AI Semiconductors Role Overview We are seeking a highly experienced Senior Analog Layout Engineer with strong expertise in chip-level handling of high-speed analog IPs, deep understanding of ICC2-based top-level integration, and the ability to independently run block-level simulations. The candidate must have very strong IP verification knowledge and experience coordinating with foundry teams for signoff, tape-out, and model-related interactions. This role requires full ownership of IP development, verification, integration, and delivery. Key Responsibilities · Handle chip-level planning and integration of high-speed analog IPs · Perform complete analog layout design including floorplanning, routing, matching, shielding, EM/IR checks, and parasitic optimization. · Run post-layout simulations (extracted netlist, corners, Monte Carlo) and ensure correlation with schematic. · Strong understanding of ICC2 flows for complete SoC/top-level integration. · Lead IP verification, including DRC, LVS, ERC, ANT, PEX, and reliability checks. · Drive complete IP signoff ownership, ensuring zero violations at final GDS delivery. · Work closely with foundry teams for: · PDK clarifications · LVS/DRC rule updates · Model issues and PEX rule discussions · Tape-out requirements and signoff guidelines · Coordinate with PD, DV, circuit design, and packaging teams for smooth IP-level delivery. · Prepare and deliver IP documentation, abstracts, verification reports, and GDS. · Mandatory experince in TSMC 5NM. Required Skills · 8+ years of solid experience in Analog/Mixed-Signal Layout. · Deep expertise in high-speed IPs (SERDES, PLL, ADC/DAC, Tx/Rx, clocking blocks). · Strong understanding of chip-level integration, hierarchy, and physical interfaces. · Hands-on experience with ICC2 and top-level integration flows. · Ability to run simulations for the blocks being designed (post-layout, extracted). · Very detailed understanding of: o IP-level verification o DRC/LVS/ERC o PEX/RC extraction o Signoff decks & reliability checks · Proven experience interacting with foundry teams for rule clarifications and IP/tape-out signoff. · Excellent command of Cadence Virtuoso, PVS, Calibre, and extraction tools. · Strong ownership of IP delivery, customer communication, and documentation. Good to Have Experience with advanced nodes (5nm). Exposure to SERDES / PCIe / MIPI / USB high-speed IPs. Experience working with global customers. Pay range and compensation package Location: Remote / India (must support USA/Canada time zone) Travel: Willing to travel to the U.S. for project release (as required) Equal Opportunity Statement We are committed to diversity and inclusivity.

  • Analog Engineer- Layout

    3 weeks ago

    India Best NanoTech Full time

    About the CompanyWe are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise...

  • Analog Engineer- Layout

    2 weeks ago

    India Best NanoTech Full time

    About the CompanyWe are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise...

  • Analog Engineer- Layout

    1 week ago

    india, IN Best NanoTech Full time

    About the CompanyWe are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision. This role demands deep technical expertise...

  • Analog Layout Engineer

    1 week ago

    Bengaluru, Karnataka, India, Karnataka ACL Digital Full time

    Analog Layout EngineerRequired Qualifications:Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.4+ years of experience in analog layout design with a focus on TSMC 7nm, 5nm, and 3nm process technologies.Proficiency with Cadence Virtuoso, Mentor Graphics, Synopsys IC Compiler, or equivalent analog layout...

  • Analog Layout Engineer

    1 week ago

    Bangalore Urban, Karnataka, India, IN ACL Digital Full time

    Location: BangaloreExperience: 2–3 YearsRole: Analog Layout EngineerNotice period: 0-15 DaysWe are looking for a skilled Analog Layout Engineer with 2–3 years of experience in custom layout development for analog and mixed-signal IPs. The ideal candidate should have hands-on experience in deep-submicron technologies, strong understanding of layout best...

  • Analog Layout Engineer

    4 days ago

    Bengaluru, India Broadcom Full time

    Job Description Job Description: Analog layout designer providing onsite support for advanced nodes, working with global layout and design team. - Candidate should work independently on block level and IP level Analog layout design, coordinating with the circuit designer & the layout team - Candidate should have minimum 8+ years of hands-on experience in...

  • Senior Analog Layout Engineer

    6 days ago

    India Eximietas Design Full time

    Hi....! Greetings from Eximietas Design! We are actively looking to hire Senior Analog Layout Design Engineers / Leads with Min 6+ Years of experience to join our growing team. Locations: Bengaluru/Visakhapatnam. Job Description: We're seeking highly skilled professionals with a strong background in lower FINFET technology nodes to contribute to cutting-edge...

  • Analog layout

    1 week ago

    Hyderabad, Telangana, India, Telangana Best NanoTech Full time

    Job Description5+ experience in Analog layouts in advanced nodes (16nm/10nm/7nm/5nm/3nm).• Should have experience on block level, IP level and chip level layouts.• Should have hands-on experience in creating layout of critical blocks such as LDO,ADC,DAC,Bandgap,Buck and boost converters etc..• Good understanding of analog layout fundamentals such as

  • Senior Analog Layout Engineer

    1 week ago

    Bengaluru, Karnataka, India, Karnataka ACL Digital Full time

    ANALOG LAYOUT ENGINEERAn experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious. KEY RESPONSIBILITIES:Layout of basic digital and analog building blocks using analog transistor level components.Layout of analog macros, power pads, and input/output pads using above blocksWorking closely with Analog designers in...

  • Analog Layout Engineer

    1 week ago

    Hyderabad, Telangana, India, Telangana Best NanoTech Full time

    About the RoleWe are looking for an experienced Analog Layout Engineer with strong hands-on exposure to TSMC advanced technology nodes. The candidate should have a solid understanding of full-chip and block-level layout for high-performance analog/mixed-signal IPs. Key ResponsibilitiesPerform layout design for Analog, Mixed-Signal, and Custom circuits such...