Lead DFT Engineer
2 days ago
Job Title: Lead DFT EngineerExperience: 7+ YearsLocation: BangaloreEmployment Type: Full-timeIndustry: Semiconductors / ASIC / SoC DesignJob Summary:We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and manufacturability of silicon products.Key Responsibilities:Define and drive DFT strategy and architecture for multiple ASIC/SoC projects.Lead implementation and verification of DFT features like:Scan insertion and compression (e.g., EDT)ATPG pattern generation and fault gradingMBIST and Logic BIST insertion and validationBoundary scan (IEEE 1149.1/1149.6), IJTAG (1687)Manage end-to-end DFT flow — from RTL to gate-level netlist and silicon bring-up.Collaborate with RTL, STA, PD, and test engineering teams for seamless integration.Perform pattern generation, fault simulation, and debug test coverage gaps.Own DFT signoff, timing closure (DFT-related paths), and ATE pattern delivery.Support silicon bring-up, test vector validation on ATE, and yield optimization.Mentor and guide junior DFT engineers; conduct design reviews and training sessions.Develop and maintain DFT automation scripts and infrastructure.Required Skills and Experience:B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Design.7+ years of experience in DFT for complex ASIC or SoC designs.Expertise in scan insertion, compression, ATPG, MBIST, and boundary scan.Hands-on experience with DFT tools such as:Synopsys: DFT Compiler, TetraMAX, TestMAXSiemens EDA: Tessent ScanPro, MBIST, IJTAGCadence/others: Modus, Encounter TestStrong knowledge of RTL design, STA, and synthesis flows.Proficient in scripting languages (Python, Perl, Tcl) for flow automation.Deep understanding of silicon test challenges and test coverage improvement.Strong leadership, team collaboration, and communication skills.Preferred Qualifications:Experience with hierarchical DFT and low-power DFT methodologies (UPF).Exposure to post-silicon validation and failure analysis.Familiarity with safety-critical designs (ISO 26262) and functional safety.Experience working in advanced nodes (e.g., 7nm, 5nm, FinFET).Why Join Us?Lead DFT for high-performance, next-gen SoCs and ASICs.Collaborate with top-tier engineers and global semiconductor leaders.Competitive salary, leadership exposure, and fast-track growth opportunities.Interested can share CV to
-
Lead DFT Engineer
1 week ago
Hyderabad, India Advanced Micro Devices, Inc Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
-
DFT Engineer/Lead
1 week ago
Hyderabad, India INVECAS Full timeHands on experience with DFT of multimillion gate SoC designs in cutting edge process technologies (40nm, 28nm, 14nm) Should have experience in DFT and ATPG activities on SoC designs with expertise in MBIST Planning/Insertion, Partitioning Design for Scan, Scan Insertion, Compression, Wrapper Insertion, ATPG Simulations Expertise in handling...
-
Lead DFT Engineer
2 days ago
Hyderabad, Telangana, India Advanced Micro Devices, Inc Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences – from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
-
DFT Engineers
4 weeks ago
Hyderabad, India Cyient Semiconductors Full timeLead & Mid-Level DFT Engineers – Multiple OpeningsPositions:- Mid-Level: 4–10 years experience- Lead: 10+ years experienceAbout the Role:Are you ready to drive the development of Design-for-Test (DFT) strategies for advanced SoCs? We are looking for Lead and Mid-Level DFT Engineers to contribute to and shape DFT methodologies from concept to silicon,...
-
DFT Engineers
5 days ago
Hyderabad, India Cyient Semiconductors Full timeLead & Mid-Level DFT Engineers – Multiple OpeningsPositions:- Mid-Level: 4–10 years experience- Lead: 10+ years experienceAbout the Role:Are you ready to drive the development of Design-for-Test (DFT) strategies for advanced SoCs? We are looking for Lead and Mid-Level DFT Engineers to contribute to and shape DFT methodologies from concept to silicon,...
-
DFT Engineers
3 weeks ago
Hyderabad, India Cyient Semiconductors Full timeLead & Mid-Level DFT Engineers – Multiple OpeningsPositions:- Mid-Level: 4–10 years experience- Lead: 10+ years experienceAbout the Role:Are you ready to drive the development of Design-for-Test (DFT) strategies for advanced SoCs? We are looking for Lead and Mid-Level DFT Engineers to contribute to and shape DFT methodologies from concept to silicon,...
-
DFT Engineers
5 days ago
hyderabad, India Cyient Semiconductors Full timeLead & Mid-Level DFT Engineers – Multiple Openings Positions: Mid-Level: 4–10 years experience Lead: 10+ years experience About the Role: Are you ready to drive the development of Design-for-Test (DFT) strategies for advanced SoCs? We are looking for Lead and Mid-Level DFT Engineers to contribute to and shape DFT methodologies from concept to silicon,...
-
DFT Engineers
4 weeks ago
Hyderabad, India Cyient Semiconductors Full timeLead & Mid-Level DFT Engineers – Multiple Openings Positions: Mid-Level: 4–10 years experience Lead: 10+ years experience About the Role: Are you ready to drive the development of Design-for-Test (DFT) strategies for advanced SoCs? We are looking for Lead and Mid-Level DFT Engineers to contribute to and shape DFT methodologies from concept to silicon,...
-
DFT Engineers
4 weeks ago
Hyderabad, India Cyient Semiconductors Full timeLead & Mid-Level DFT Engineers – Multiple Openings Positions: Mid-Level: 4–10 years experience Lead: 10+ years experience About the Role: Are you ready to drive the development of Design-for-Test (DFT) strategies for advanced SoCs? We are looking for Lead and Mid-Level DFT Engineers to contribute to and shape DFT methodologies from concept to silicon,...
-
Dft Engineers
4 weeks ago
Hyderabad, India Whatjobs IN C2 Full timeLead & Mid-Level DFT Engineers – Multiple Openings Positions: Mid-Level: 4–10 years experience Lead: 10+ years experience About the Role: Are you ready to drive the development of Design-for-Test (DFT) strategies for advanced SoCs? We are looking for Lead and Mid-Level DFT Engineers to contribute to and shape DFT methodologies from concept to silicon,...
