
Senior Physical Design Engineer
3 weeks ago
Technical Requirements
- Excellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team.
- In-depth knowledge of floor planning, power planning, PNR and signoff checks
- Strong experience in static timing analysis (STA), timing closure, and signal integrity.
- Expertise in power optimization techniques, Upf, including clock gating and multi-voltage domain design
- Proficiency in physical design tools, such as Synopsys ICC2, Primetime, Calibre, Redhawk-SC
- Scripting skills in Tcl, Python, or Perl to enhance automation and streamline physical design tasks.
- Familiarity with DRC, LVS, and other physical verification processes.
Responsibilities
- Own the physical design implementation of SoC subsystems, including floor planning, placement, clock tree synthesis (CTS), routing, and optimization to meet PPA goals.
- Work closely with RTL, DFT and IP teams to ensure seamless subsystem integration and resolve physical design issues that impact overall system performance.
- Collaborate with the Full Chip physical verification team to resolve DRC, LVS, and antenna rule violations, ensuring compliance with top level
- Lead clock tree synthesis, manage clock skew, insertion delay, and ensure timing closure across all corners and modes. Address timing violations and signal integrity issues.
- Implement power-saving techniques, such as power gating, multi-voltage domains, and clock gating, to achieve low-power targets while maintaining performance.
- Develop and optimize custom scripts in Tcl, Perl, or Python to streamline physical design tasks and improve workflow efficiency.
- Mentor and guide junior physical design engineers, sharing best practices and providing technical guidance to improve team efficiency and expertise.
Experience: 4+ Years
Job Location: Bangalore
-
Senior Physical Design Engineer
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timePhysical Design Engineer - Senior / Lead Job Description: Strong background in digital IC design, including floorplanning, placement, routing, clock tree synthesis, and optimization. Tools Expertise: Proficient in Innovus, ICC2, and Fusion Compiler for place and route, timing closure, and physical design sign-off. Physical Design: Experience in...
-
Physical Design Engineer
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeSenior / Lead Physical Design Engineer - EMIR Job Description: Good understanding of IR/Power-Domain-Network signoff at SOC & block level. Experience in RHSC tool. Good at scripting – python. Must have knowledge of Physical Implementation (Synthesis and Place & Route). Effective communication. Strong analytical and problem solving abilities. EMIR signoff...
-
Senior Physical Design Lead
2 weeks ago
Hyderabad, Telangana, India beBeePhysicalDesignLead Full time ₹ 1,50,00,000 - ₹ 2,50,00,000Job Role:We are seeking a seasoned expert in physical design to assume a leadership position within our organization.Key Responsibilities:Create detailed physical designs from RTL/Netlist to GDSII, ensuring seamless integration and optimal performance.Ensure the successful completion of physical, timing & power signoff at the block level.Develop and...
-
Senior Physical Design Engineer
2 weeks ago
Hyderabad, Telangana, India MosChip® Full timeResponsibilities: Top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure, and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. Worked on 65nm or lower node...
-
Senior Physical Design Engineer
2 weeks ago
Hyderabad, Telangana, India MosChip® Full timeCompany Overview : MosChip is a semiconductor and embedded system design company with a focus on Embedded, Turnkey ASICs, Mixed Signal IP, Semiconductor & Product Engineering and IoT solutions catering to Aerospace & Defence, Consumer Electronics, Automotive, Medical and Networking & Telecommunications. Job Description: Experience: 4 - 12 Years Location:...
-
Physical Design Engineer
2 weeks ago
Hyderabad, Telangana, India MosChip Full time ₹ 15,00,000 - ₹ 28,00,000 per yearHe/She should be able to do block level / top-level floor planning, PG Planning, partitioning(for hierarchical designs),placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks,...
-
Asic Physical Design, Staff Engineer
3 weeks ago
Hyderabad, Telangana, India Synopsys Full timeand RequirementsAt Synopsys we re at the heart of the innovations that change the way we work and play Self-driving cars Artificial Intelligence The cloud 5G The Internet of Things These breakthroughs are ushering in the Era of Smart Everything And we re powering it all with the world s most advanced technologies for chip design and software...
-
Physical Design Engineer
2 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeEMIR Engineers Experience : 3years Location : Hyderabad Experience in ASIC EMIR/PD flow and EDA tools experience such as Redhawk-SC , Redhawk – IR and EM Analysis tool Analyze EMIR violations and provide implementation choices to Physical design Scripting language experience: Python, perl, shell preferred. Strong verbal and written...
-
Senior Physical Design Engineer
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeJod Discription:Experience ; 4 yearsLocation : HyderabadPosition : EMIR/ PDN EngineersGood understanding of IR/Power-Domain-Network signoff at SOC & block level- Experience in RHSC tool- Good at scripting – python- Must have knowledge of Physical Implementation (Synthesis and Place&Route)- Effective communicationStrong analytical and problem solving...
-
Physical Design Engineer
2 weeks ago
Hyderabad, Telangana, India MosChip® Full timeEducation Requirements B. Tech / M. Tech (ECE) Experience 8 to 20 Years Job Location Hyderabad Shift General (No WFH) Work Week Monday to Friday He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing...