Application Specific Integrated Circuit Design Engineer

5 days ago


Hyderabad, India ACL Digital Full time

ASIC Design Engineer


Location: Hyderabad

Experience: 5–10 years


Job Description

Key Responsibilities:

  • Develop and implement RTL design for complex ASIC SoCs/IPs .
  • Work on micro-architecture design, coding (Verilog/SystemVerilog ), and RTL integration .
  • Perform design synthesis , lint , CDC/RDC checks, and timing closure.
  • Collaborate with verification, physical design, and architecture teams to ensure first-pass silicon success.
  • Debug design issues at block and SoC level, support verification and post-silicon validation.
  • Contribute to low-power , high-performance design techniques for advanced technology nodes.


Required Skills:

  • Strong expertise in RTL design using Verilog/SystemVerilog.
  • Hands-on experience with ASIC flow: synthesis, STA , constraints , ECO .
  • Knowledge of standard protocols (AXI, AHB, PCIe, DDR, Ethernet , etc.).
  • Familiarity with power intent (UPF/CPF ) and clock /power domain crossings.
  • Experience in working with EDA tools (Synopsys /Cadence /Mentor ).
  • Good problem-solving and debugging skills.


About Company

ACL Digital, a leader in digital engineering and transformation, is part of the ALTEN Group. At ACL Digital, we empower organizations to thrive in an AI-first world. Our expertise spans the entire technology stack, seamlessly integrating AI and data-driven solutions from Chip to cloud. By choosing ACL Digital, you gain a strategic advantage in navigating the complexities of digital transformation. Let us be your trusted partner in shaping the future.



  • Hyderabad, India ACL Digital Full time

    ASIC Design EngineerLocation: HyderabadExperience: 5–10 yearsJob DescriptionKey Responsibilities:Develop and implement RTL design for complex ASIC SoCs/IPs .Work on micro-architecture design, coding ( Verilog/SystemVerilog ), and RTL integration .Perform design synthesis , lint , CDC/RDC checks, and timing closure.Collaborate with verification,...


  • Hyderabad, Telangana, India ACL Digital Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    ASIC Design EngineerLocation:HyderabadExperience:5–10 yearsJob DescriptionKey Responsibilities:Develop and implement RTL design for complex ASIC SoCs/IPs .Work on micro-architecture design, coding ( Verilog/SystemVerilog ), and RTL integration .Perform design synthesis , lint , CDC/RDC checks, and timing closure.Collaborate with verification,...


  • Hyderabad, India ACL Digital Full time

    ASIC/SOC Front End Design EngineerJob description:1. Setup ASIC QA flows for RTL design quality checks.2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains.3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps.4. Come up with clock constraints, false paths,...


  • Hyderabad, India ACL Digital Full time

    ASIC/SOC Front End Design Engineer Job description: 1. Setup ASIC QA flows for RTL design quality checks. 2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains. 3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps. 4. Come up with clock constraints, false paths,...


  • Hyderabad, India Advanced Micro Devices, Inc Full time

    WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...


  • Hyderabad, India ACL Digital Full time

    ASIC/SOC Front End Design EngineerJob description:1. Setup ASIC QA flows for RTL design quality checks.2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains.3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps.4. Come up with clock constraints, false paths,...


  • Hyderabad, Telangana, India AMD Full time ₹ 15,00,000 - ₹ 20,00,000 per year

    Overview:WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....


  • Hyderabad, India Varite Full time

    Role Summary :We are looking for an experienced Analog Circuit Design Engineer specializing in high-speed SerDes and memory interface circuits. The ideal candidate will have hands-on experience with PCIe, DDR/LPDDR, and high-speed Tx-Rx design along with strong fundamentals in analog and I/O design.Key Responsibilities :- Design and development of high-speed...


  • Hyderabad, Telangana, India Mulya Technologies Full time

    Principal Engineer – Analog Design Location: BangaloreWe are a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processingWe are a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Engineer – Analog Design to...


  • Hyderabad, India Acesoft Labs Full time

    :Job Title: Memory Circuit Design Verification Engineer Memory Circuit Design Verification Engineer Description As a Memory Circuit Design Verification Engineer, you will work in a highly innovative, motivated, young and dynamic design team capable of verifying complete products using state of the art memory technologies. You will need to have the ability to...