Current jobs related to RTL Release Principal Design Engineer - Bengaluru - Cadence System Design and Analysis

  • RTL Release Principal Design Engineer

    2 weeks ago

    Bengaluru, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.- Functional simulation...

  • Rtl release principal design engineer

    3 weeks ago

    Bengaluru, India Cadence System Design And Analysis Full time

    College education in Electronics Engineering or Computer EngineeringExp- 7-12 Yrs- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.- Functional simulation...

  • RTL Release Principal Design Engineer

    12 hours ago

    Bengaluru, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer EngineeringExp- 7-12 Yrs- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.- Functional simulation...

  • RTL Release Principal Design Engineer

    3 weeks ago

    Bengaluru, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...

  • RTL Release Principal Design Engineer

    2 weeks ago

    Bengaluru, Karnataka, India, Karnataka Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer EngineeringExp- 7-12 Yrs- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.- Functional simulation...

  • RTL Release Principal Design Engineer

    46 minutes ago

    Bengaluru, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...

  • Sr Principal RTL Design Engineer

    3 weeks ago

    Bengaluru, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-15 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...

  • Sr Principal RTL Design Engineer

    3 weeks ago

    Bengaluru, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-15 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...

  • Sr RTL Principal Design Engineer

    1 week ago

    Bengaluru, India Cadence System Design and Analysis Full time

    RTL Design Engineer for Interface Controller IP development team.Position is based in Bangalore or Noida.The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations are clean as...

  • Sr RTL Principal Design Engineer

    1 week ago

    Bengaluru, India Cadence System Design and Analysis Full time

    - RTL Design Engineer for Interface Controller IP development team.- Position is based in Bangalore or Noida.- The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.- The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations are...

RTL Release Principal Design Engineer

4 weeks ago

Bengaluru, India Cadence System Design and Analysis Full time
College education in Electronics Engineering or Computer Engineering
Exp- 7-12 Yrs
- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.
- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.
- Functional simulation using Verilog/System Verilog.
- Good in Scripting languages(Shell, Perl, TCL, Python) and automation of design database qualification and packaging. Checks and validation of package consistency.
- Familiarity with Power Flow (UPF/CPF).
- Able to collaborate with IP-development teams and facilitate high-quality releases.
- Maintaining package and release timelines for various projects. Time management skills enough to balance multiple high-priority projects.
- Bug reporting and resolution closure with IP providers
- Ability to debug synthesis/timing analysis constraints, reports, logs
- Ability to learn new tools/flows and develop methodology if needed.
- Ability to build and maintain close relationships with Designers and Application Engineers.
- Fastidious approach to building automated processes.
- Strong interpersonal and relationship-building skills.
Additional Desirable Qualifications:
- Familiarity with SerDes/DDR/other Design-IP’s & Analog design flows
- Familiarity with IP release and tracking management systems.