Current jobs related to CPU/Processor Verification – Cache Coherency - Surat - Mulya Technologies


  • Surat, India Mulya Technologies Full time

    Senior Principal / Principal Floating Point Datapath ArchitectLocation: Bangalore / RemoteBangalore / PuneEngineering - Hardware /Full Time /We are seeking an experienced Floating Point Datapath CPU Designer. Responsible for RTL development of a high-performance Floating-Point Unit. The candidate will participate in all aspects of the design including...

  • BIOS Developer

    2 months ago


    surat, India Tech Mahindra Full time

    JD- • 5 to 15 years of experience in the x86 BIOS/UEFI development • Experience with x86 CPU/APU architectures and associated compilation tools • Expert in C language • Experience with platform bring-up. • Familiar with at least one BIOS code base (AMI, Insyde, or Phoenix BIOS) • Experience of working with opensource coreboot project & mainboard...

CPU/Processor Verification – Cache Coherency

2 months ago


Surat, India Mulya Technologies Full time

CPU/Processor Verification – Cache Coherency

Fortune 100 Organization

Location: Bangalore / Hyderabad


Title

CPU/Processor Verification – Cache Coherency

Your Role and Responsibilities

As a CPU Verification Engineer, you will be responsible for the pre-silicon functional and performance verification of our chipsets, covering the CPU core, cache/nest subsystem, memory hierarchy, and other on-silicon IP used in our next-generation Power Systems offerings. You will use state-of-the-art techniques to simulate and verify the designs of these custom microprocessor-based systems. The job uses both hardware and software engineering skills, and entails creating environments and methodologies for simulating the VHDL input, as well as analysis and problem debug. Verification is performed at various levels within the design hierarchy. A background in Electronics / Micro Electronics / Computer Science with strong programming skills is required.


Your Role and Responsibilities:

As a CPU Verification Engineer, you will play a pivotal role in the pre-silicon functional and performance verification of our cutting-edge chipsets. Your responsibilities will cover a spectrum of critical areas, including the cache/nest subsystem, interrupt, memory hierarchy, and various on-silicon IP integral to our upcoming Power Systems offerings. Leveraging state-of-the-art techniques, you will be at the forefront of simulating and validating the designs of these bespoke microprocessor-based systems.


Key Duties:

Verification Environment Ownership: Take charge of the verification environments for microprocessor components, contributing significantly to the identification of functional and performance issues before silicon production. Implement best practices and innovative methodologies to ensure robust and efficient verification processes.

Documentation and Communication: Thoroughly document verification environment details, providing comprehensive insights for future reference and continuous improvement. Communicate progress effectively, keeping team members and stakeholders informed of milestones achieved and potential challenges encountered.


Required Technical and Professional Expertise

  • Functional Verification Experience: Extensive experience in functional verification of processors, demonstrating a deep understanding of verification methodologies.
  • Computer Architecture Knowledge: Good understanding of computer architecture, including Processor core design specifications, Coherency and Cache Designs, Processor IO subsystem, Interrupt architecture, with expertise in at least any one of the above domains.
  • Multi-Processor Cache Coherency: Experience in verifying multi-processor coherency, cache designs and protocols and memory subsystems, ensuring seamless operation in complex systems.
  • Strong programming skills: Proficiency in C++, Python scripting or similar languages.

Preferred Technical and Professional Experience

  • Experience with Hardware Description Languages (HDLs): Proficiency in hardware description languages like Verilog and VHDL and general computational logic design and verification concepts.
  • Experience in System-Level Verification: Exposure to system-level verification methodologies and techniques, ensuring holistic verification coverage across multiple levels of design.
  • Minimum one full life cycle experience of a processor/SoC verification flow with focus Cache Coherency Verification.
  • Knowledge of system-level architecture including buses like AXI/ACE/CHI, AMBA interconnects

Preferred Education

Master's Degree


Contact:

Uday

Mulya Technologies

muday_bhaskar@yahoo.com

"Mining The Knowledge Community"