Lead Physical Design Engineer
2 weeks ago
Job Title: Lead Physical Design EngineerExperience: 7+ YearsLocation: Bangalore/HyderabadEmployment Type: Full-timeIndustry: Semiconductors / ASIC / VLSI / SoC DesignJob Summary:We are seeking a highly experienced and technically strong Lead Physical Design Engineer to drive RTL-to-GDSII implementation for complex SoC or block-level designs. The ideal candidate will lead a team of engineers, oversee physical design execution, and ensure successful signoff and tapeout across advanced process nodes.Key Responsibilities:- Own and drive block/full-chip physical implementation from RTL to GDSII. - Lead floorplanning, placement, clock tree synthesis (CTS), routing, and optimization. - Guide timing closure, power integrity (IR/EM), DRC/LVS, antenna, and reliability checks. - Define and execute physical design strategies to meet aggressive PPA targets. - Interface with cross-functional teams including RTL, STA, DFT, power, and package teams. - Plan and manage physical design activities for successful project delivery. - Implement low-power design techniques (multi-VDD, power gating) using UPF/CPF. - Drive physical design reviews, methodology development, and flow improvements. - Mentor and guide junior PD engineers; provide technical leadership and training.Required Skills and Experience:- B.E/B.Tech or M.E/M.Tech in Electronics, Electrical Engineering, or VLSI. - 7+ years of strong experience in physical design implementation. - Hands-on experience with industry tools: - P&R: Synopsys ICC2, Cadence Innovus, Siemens Nitro - Timing: Synopsys PrimeTime - Verification: Calibre DRC/LVS, RedHawk, Tempus, Voltus - Strong command over timing analysis, congestion management, ECOs, and layout optimization. - Deep understanding of FinFET/advanced node design challenges (7nm/5nm/3nm). - Scripting skills (Tcl, Perl, Python) for design automation and tool integration. - Experience in tapeout and signoff processes with foundries like TSMC/Samsung/GF.Preferred Qualifications:- Experience with hierarchical design and chip-level integration. - Exposure to 2.5D/3D ICs, chiplets, HBM, or advanced packaging technologies. - Knowledge of DFT insertion and formal verification tools. - Familiarity with EDA tool flows customization and methodology development.Interested can share Cv to Sharmila.b@acldigital.com
-
Senior Physical Design Engineer
2 weeks ago
New Delhi, India Eximietas Design Full timeHi All,Eximietas Hiring Senior Physical Design Leads/Managers.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.About the jobQualification Required:- Typically requires a minimum of 8+ years of experience in Physical Design with mainstream P&R tools - Bachelors OR Masters...
-
Senior Physical Design Engineer
2 weeks ago
New Delhi, India Eximietas Design Full timeHi All,Eximietas Hiring Senior Physical Design Leads/Managers.Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.About the job Qualification Required: Typically requires a minimum of8+ years of experience in Physical Designwith mainstream P&R tools Bachelors OR Masters...
-
Senior Physical Design Engineer
3 weeks ago
New Delhi, India Eximietas Design Full timeHi All, Eximietas Hiring Senior Physical Design Leads/Architects/Managers/Sr. Managers Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. .About the job Qualification Required: Typically requires a minimum of10+ years of experience in Physical Designwith mainstream P&R...
-
Senior Physical Design Lead
3 weeks ago
New Delhi, India Eximietas Design Full timeHi All,Eximietas Hiring Senior Physical Design Leads/ArchitectsExperience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.About the jobQualification Required:- Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools - Bachelors OR...
-
Senior Physical Design Leads/Architects
3 weeks ago
New Delhi, India Eximietas Design Full timeHi All, Eximietas Hiring Senior Physical Design Leads/Architects Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.About the job Qualification Required: Typically requires a minimum of10+ years of experience in Physical Designwith mainstream P&R tools Bachelors OR...
-
Physical Design Engineer/ Lead
3 weeks ago
New Delhi, India eInfochips (An Arrow Company) Full timePHYSICAL DESIGN ENGINEER/LEAD - NOIDA/Ahmedabad/Bangalore/Hyderabad(NO WORK FROM HOME OR REMOTE WORK)Job description: 5 to 15 Years of Hands on Experience- Block level Physical Design Implementation from RTL to GDSII or Netlist to GDSII, - Block level Physical Signoff, - Block level Timing Signoff and ECO generation. - Block level Power signoff. - Good skill...
-
Physical Design Engineer/ Lead
2 weeks ago
New Delhi, India eInfochips (An Arrow Company) Full timePHYSICAL DESIGN ENGINEER/LEAD - NOIDA/Ahmedabad/Bangalore/Hyderabad(NO WORK FROM HOME OR REMOTE WORK)Job description: 5 to 15 Years of Hands on Experience Block level Physical Design Implementation from RTL to GDSII or Netlist to GDSII, Block level Physical Signoff, Block level Timing Signoff and ECO generation. Block level Power signoff. Good skill on...
-
Lead Physical Design Engineer
3 weeks ago
New Delhi, India Cadence System Design and Analysis Full timeBE /Btech EXp- 3-7 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. • Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR. • Contribute to design methodology, flow automation. • Innovate & implement Power, Performance and Area optimization...
-
Physical Design Engineer
3 weeks ago
New Delhi, India Sintegra Inc. Full timeJob SummaryWe are seeking a highly experienced Senior Physical Design Engineer with a minimum of 10 years in the RTL to GDSII flow. This role requires hands-on expertise with Cadence Innovus, experience at N3 and below process nodes, and strong scripting and flow debugging skills.Key Responsibilities- Lead physical design activities from RTL to GDSII,...
-
Physical Design Engineer
2 weeks ago
New Delhi, India eInfochips (An Arrow Company) Full timeeInfochips (An Arrow Company) Hiring Physical Design Engineer Experience - 3+ Years Location- Ahmedabad > Job description is as below: * Block level Physical Design Implementation from RTL to GDSII or Netlist to GDSII, * Block level Physical Signoff, * Block level Timing Signoff and ECO generation. * Block level Power signoff. * Good skill on Automation...
