Senior/Lead Engineer
2 weeks ago
We are Silicon Labs. We are the leading provider of silicon, software and solutions for a smarter, more connected world. We hire the most innovative talent in the world to solve the industry’s toughest problems, providing our customers with significant advantages in performance, energy savings, connectivity and design simplicity. Silicon Labs’ software and mixed signal engineering teams create solutions for customers in diverse markets including the Internet of Things, (IoT), internet infrastructure, TV tuners, as well as automotive and consumer radios. Our solutions are in products from the market leaders in home automation, electric vehicles, green technology, smart TVs and home voice control automation. We take pride in our products and in our people, and that’s one of the many reasons we continue to be awarded Most Respected Public Semiconductor Company by the Global Semiconductor AllianceJob Description: Person will be responsible for driving DFT implementation in Wireless SoC chips. The person will have full ownership of ATPG architecture, design, implementation, verification and deployment to Silicon testing, working with Test engineer. The responsibilities also include MBIST design, implementation and verification for all memories in the SoC. Person should be capable of generate and debug DFT patterns on tester. Work closely with the design, design-verification, and backend teams to enable the integration an validation of the test logic in all phases of the design, and backend implementation flow.Experience Level: 5+ yearsEducation Requirements: B.Tech/M.Tech in ECE, EEEMinimum Qualifications: Full-chip DFT working experience with multiple design Tape Outs Expert knowledge of DFT architecture on complex Design with multiple clock domains. Experience in ATPG for pattern generation and simulation of Test Transition faults, Stuck-at, IDDQ, at-speed faults . Hands-on experience in industry standard DFT tools - Mentor Tessent suite or Synopsys DFT compiler. Block level and Chip level SCAN insertion, DRC, Coverage Analysis and improvements. Expertise in Scan Compression(EDT/OPMISR+), MBIST, ATPG implementation and verification. Expert knowledge on Test time reduction. Good Knowledge of cross functional domains (SYN, LEC, STA, PD) with owner ship of constraints developments & LEC. Develop/automate flows and scripts in Perl/Tcl to enhance the DFT methodologies & process Experience working with cross functional global teams Experience in Low-Power DFT requirements. Experience in Low-Power MBIST architectures and Memory testing.Preferred Qualifications: Experience in DFT related RTL integration. Excellent communication and analytical skills Experience in leading junior teams, Mentoring/Training and Project leadership. Exceptional problem-solving skills Benefits & Perks: Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun. Equity Rewards (RSUs) Employee Stock Purchase Plan (ESPP) Insurance plans with Outpatient cover National Pension Scheme (NPS) Flexible work policy Childcare support
-
Senior Curriculum Manager
4 weeks ago
New Delhi, India LEAD Group Full timePURPOSE OF THE ROLEThe Team aims to be India’s most innovative learning force—delivering propulsive, high-impact education solutions powered by cutting-edge pedagogy, smart technology, and disciplined execution. Senior Curriculum Managers are central to this mission, leading the design of world-class curriculum, assessments, and lesson plans that meet...
-
Senior Data Engineers
3 weeks ago
New Delhi, India SID Information Technologies Full time#hiring #Hiring #hyderabad #hyderabadjob #HyderabadJobs #immediatejoiner #opportunity #CareerOpportunity #Senior #TechJobs#DataEngineering #DataArchitect #DataEngineeringJobs #HealthcareData#AWS #CloudComputing #BigData #DataAnalytics #PlatformEngineering #Terraform #Kubernetes #SQL #Python #Scala #apachespark #pyspark #ETLpipeline #PySpark #ApacheSpark...
-
Senior / Lead Snowflake Engineer
3 weeks ago
New Delhi, India Anblicks Full timeJob Role– Senior / Lead Snowflake EngineerLocation: Hyderabad / AhmedabadExperience: 8 Years+Company: Anblicks (Great Place to Work® Certified)About AnblicksAnblicks is a Great Place to Work® Certified Cloud Data Engineering Company, enabling enterprises to harness the power of data with modern cloud technologies. We partner with global clients on Data...
-
Account Executive
1 day ago
New Delhi, India Tes Engineer Full time**Responsibilities**: - Lead and manage a team of accountants or finance professionals, providing guidance, training, and performance feedback. - Oversee day-to-day accounting operations, including accounts payable, accounts receivable, general ledger, and financial reporting. - Ensure accurate and timely recording of financial transactions, adherence to...
-
Senior Lead DevOps Engineer
3 weeks ago
New Delhi, India ANSR Full timeANSR is hiring for one of its clients. About 4flow: Headquartered in Berlin, Germany, 4flow provides consulting, software and services for logistics and supply chain management. More than 1300 team members leverage their supply chain expertise and IT know-how to best serve their customers at 20+ locations around the world. 4flow develops and implements lean,...
-
Senior Lead DevOps Engineer
4 weeks ago
New Delhi, India ANSR Full timeANSR is hiring for one of its clients.About 4flow:Headquartered in Berlin, Germany, 4flow provides consulting, software and services for logistics and supply chain management. More than 1300 team members leverage their supply chain expertise and IT know-how to best serve their customers at 20+ locations around the world.4flow develops and implements lean,...
-
Senior IT Systems Engineer
3 weeks ago
New Delhi, India FedTec Full timeSenior IT Systems Engineer (Cloud, Endpoint & Infrastructure Lead) / Hands-on ManagerWork Location: Fully RemoteWork Schedule: Monday – Friday, 6:30 PM to 4:00 AM IST (India Standard Time). This schedule is fixed to support US Eastern Time Zone business hours and follows the American holiday schedule.FedTec is seeking a highly skilled Senior IT Systems...
-
Senior Memory Design Lead Engineer
3 weeks ago
New Delhi, India ACL Digital Full timePosition: Senior Memory Design Lead Engineer Location: BangaloreResponsibilities: As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA. Required Skills and Experience : Understanding of computer architecture and concepts. Basic understanding of CMOS...
-
Senior/Lead Hardware Design Engineer
3 weeks ago
New Delhi, India Aiotlogy Services pvt ltd. Full timeHardware Engineer Job DescriptionJoin Our Globally Distributed, High-Performing TeamPosition OverviewJob Title: Senior/Lead Hardware Design EngineerLocation: RemoteJob type: Full timeWe are seeking an accomplished and highly motivated Senior Hardware Design Engineer with extensive experience in digital and analogue circuit design. The ideal candidate will be...
-
Senior MBIST Lead Engineer
3 weeks ago
New Delhi, India Tessolve Full timeJob Description:- Leading DFT ATPG implementation, integration and verification of System-on-Chip (SoC) from initial specification till tapeout and production. - Ensure Test Coverage Goals are met at SoC Level. - Addressing test quality targets in DFT architecture and test pattern generation. - Leading various aspects of Test architecture including...