PD Floor Plan Engineer

5 days ago


New Delhi, India Canvendor Full time

#Urgent_Opening_for_Canvendor#Hiring:PD Floor Plan Engineer(5+ years) | Noida| Immediate Joiners Preferred Location: Noida, India Experience: 5+ years Notice period: Immediate#Key_Requirements:Own and drivefloorplanningfor complex SoC or IP blocks from RTL to GDSII. Collaborate with RTL, DFT, and architecture teams to understand design requirements and translate them into optimal floorplans. Performmacro placement ,power grid planning ,pin placement , andblock-level partitioning . Analyze and optimize forcongestion ,timing ,area , andpower . Work closely withplace & route ,clock tree synthesis , andtiming closureteams to ensure floorplan quality.Required Skills: Strong hands-on experience withEDA toolslike Cadence Innovus, Synopsys ICC2, or Mentor Olympus. Deep understanding ofphysical design flow , especially floorplanning, placement, and routing. Experience inhierarchical design ,multi-voltage domains , andpower planning . Good knowledge oftiming analysis ,signal integrity , andDFT-aware floorplanning . Proficiency in scripting (Tcl, Perl, Python) for automation and debugging.If interested kindly share your updated CV to anushab@canvendor.com


  • PD EMIR Engineer

    3 weeks ago


    New Delhi, India ACL Digital Full time

    Job Title: PD EMIREngineerLocation: Banglaore/HyderabadEmployment Type: Full-timeIndustry: Semiconductors / VLSI / ASIC DesignJob Summary:We are looking for a skilled and motivated PD EMIR Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting...


  • New Delhi, India Talentgigs Full time

    Role: PD Floor plan engineer Experience: 5+ years Location: NoidaJD: Physical Implementation activities for Sub systems which includes Floor-planning, Place and Route, CTS, Formal verification, Physical Verification (DRC/LVS), PDN, Timing Closure and power optimization. Should have good exposure to PD implementation of PPA critical Cores and making right PPA...


  • New Delhi, India L&T Technology Services Full time

    LTTS is hiring for PD/STA Engineers with 7-10 years of experience.Job Location : BangaloreBelow is the job description...The PD/STA Engineer will be responsible for pre-design and static timing analysis tasks to ensure efficient silicon bring-up and product success. Day-to-day tasks include collaborating with design teams, performing timing analysis, and...


  • New Delhi, India L&T Technology Services Full time

    LTTS is hiring for PD/STA Engineers with 7-10 years of experience.Job Location : BangaloreBelow is the job description... The PD/STA Engineer will be responsible for pre-design and static timing analysis tasks to ensure efficient silicon bring-up and product success. Day-to-day tasks include collaborating with design teams, performing timing analysis, and...

  • Lead Engineer

    4 weeks ago


    New Delhi, India BITSILICA Full time

    What we need:✅ 8+ Years of PD experience✅ Knowledge on entire PD Process from Netlist to GDS Generation✅ Experience in Synthesis, Low Power, PnR, STA, and Timing ClosureWhat you'll do:* Proven experience in Synthesis, PnR, STA, and Timing Closure* Familiarity with Synopsys / Cadence / Mentor tool flows* Capable of owning end-to-end Physical Design...

  • Lead Engineer

    3 weeks ago


    New Delhi, India BITSILICA Full time

    What we need: ✅ 8+ Years of PD experience ✅ Knowledge on entire PD Process from Netlist to GDS Generation ✅ Experience in Synthesis, Low Power, PnR, STA, and Timing ClosureWhat you'll do: * Proven experience in Synthesis, PnR, STA, and Timing Closure * Familiarity with Synopsys / Cadence / Mentor tool flows * Capable of owning end-to-end Physical...

  • Lead Engineer

    3 weeks ago


    New Delhi, India Tessolve Full time

    Job Title Physical Design Engineer / Senior Physical Design Engineer Experience: ~4+ years Location: BengaluruCompany Overview Tessolve Semiconductor is a global engineering services company providing end-to-end ASIC/SoC design, test and product engineering solutions. They handle full-chip design through to silicon bring-up across advanced process...

  • Lead Engineer

    2 weeks ago


    New Delhi, India Tessolve Full time

    Job TitlePhysical Design Engineer / Senior Physical Design Engineer Experience: ~4+ years Location: BengaluruCompany Overview Tessolve Semiconductor is a global engineering services company providing end-to-end ASIC/SoC design, test and product engineering solutions. They handle full-chip design through to silicon bring-up across advanced process...

  • PD EMIR Engineer

    2 weeks ago


    New Delhi, India ACL Digital Full time

    Job Title:PD EMIREngineer Location:Banglaore/Hyderabad Employment Type:Full-time Industry:Semiconductors / VLSI / ASIC Design Job Summary: We are looking for a skilled and motivatedPD EMIR Engineerto join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting...

  • Lead Engineer

    3 weeks ago


    New Delhi, India Tessolve Full time

    Job TitlePhysical Design Engineer / Senior Physical Design EngineerExperience: ~4+ yearsLocation: BengaluruCompany OverviewTessolve Semiconductor is a global engineering services company providing end-to-end ASIC/SoC design, test and product engineering solutions. They handle full-chip design through to silicon bring-up across advanced process nodes....