Senior DFT Engineer
2 days ago
Hi All,
Greetings from Eximietas...
Position: Senior DFT Engineers/Leads/Architects.
Location: Bengaluru or Visakhapatnam.
Mode of Work: On-site.
Exp: 5 to 15 Years.
We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain insertion, compression scan technologies, memory built-in self-test (MBIST) and automatic test pattern generation (ATPG) is required for this position. Should follow systematic quality metrics driven ATPG pattern generation. It is highly desirable for candidate to possess hands-on knowledge of synthesis, verification and debugging Verilog testbenches.
Job Overview:
- Must be able to obtain and maintain a Department of Defense classified clearance
- Prior 5-15 years of professional experience in SoC/ASIC Digital Design with focus on Design for Test (DFT)
- Should possess intimate knowledge of DFT insertion flows
- Basic scan chain insertion using synthesis or other software tools
- Experience in compression scan insertion, LBIST and other scan technologies
- Intimate knowledge of memory build-in self-test (MBIST)
- Expertise in Automatic Test Pattern Generation (ATPG) to achieve design test coverage goals
- Debug and Analysis of failures to improve fault coverage
- Verification of ATPG testbenches and debugging root cause of simulation mis-compares
- Working knowledge of JTAG 1149.1/6, IEEE1500 and IEEE1687
- Knowledge of timing analysis and equivalency checks would be added bonus
- Ability to work in collaborative team environment
- Should be able to finish DFT tasks independently
- Strong problem-solving skills. Exhibit discipline, thoroughness, and methodical approach in solving problems
- Ability to work with stakeholders across cross-functional teams – Architecture, Design, Internal and External Customers
- Self-driven and committed individual who can work in a fast-paced project environment
This job might be for you if:
- You enjoy solving problems and love tackling difficult challenges with creative solutions.
- You persistently seek answers even when they are not readily available.
- You communicate clearly and write well.
- You are motivated, driven, and take initiative without waiting to be asked.
- You take ownership of your work and strive to make a difference.
- You can impress customers with your enthusiasm and ability to solve their issues.
Qualifications:
- Bachelor’s degree in Computer Science, Electrical/Electronics Engineering, or a related field.
-
Senior DFT Engineer
3 days ago
Visakhapatnam, India Eximietas Design Full timeHi All, Greetings from Eximietas...! Position: Senior DFT Engineers/Leads/Architects. Location: Bengaluru or Visakhapatnam. Mode of Work: On-site. Exp: 5 to 15 Years. We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain insertion, compression scan...
-
Senior STA Engineer
3 days ago
Visakhapatnam, India Eximietas Design Full timeHello All, Eximietas Design Hiring STA Engineers/Leads Experience: 7+ Years Bengaluru or Visakhapatnam Job Description: Experience in Static Timing Analysis (STA) for ASIC designs. Experience in developing timing constraints. Experience in timing closure and optimization. Proficiency in using scripting languages such as Perl and TCL. ...
-
Senior STA Engineer
3 days ago
Visakhapatnam, India Eximietas Design Full timeHello All,Eximietas Design Hiring STA Engineers/LeadsExperience: 7+ YearsBengaluru or VisakhapatnamJob Description:Experience in Static Timing Analysis (STA) for ASIC designs.Experience in developing timing constraints.Experience in timing closure and optimization.Proficiency in using scripting languages such as Perl and TCL.Familiarity with EDA tools such...
-
Senior STA Engineer
2 days ago
Visakhapatnam, India Eximietas Design Full timeHello All,Eximietas Design Hiring STA Engineers/LeadsExperience: 7+ YearsBengaluru or VisakhapatnamJob Description:Experience in Static Timing Analysis (STA) for ASIC designs.Experience in developing timing constraints.Experience in timing closure and optimization.Proficiency in using scripting languages such as Perl and TCL.Familiarity with EDA tools such...
-
Senior STA Engineer
2 days ago
Visakhapatnam, India Eximietas Design Full timeHello All, Eximietas Design Hiring STA Engineers/Leads Experience: 7+ Years Bengaluru or Visakhapatnam Job Description: Experience in Static Timing Analysis (STA) for ASIC designs. Experience in developing timing constraints. Experience in timing closure and optimization. Proficiency in using scripting languages such as Perl and TCL. Familiarity with...
-
Senior STA Engineer
2 days ago
Visakhapatnam, India Eximietas Design Full timeHello All,Eximietas Design Hiring STA Engineers/LeadsExperience: 7+ YearsBengaluru or VisakhapatnamJob Description:Experience in Static Timing Analysis (STA) for ASIC designs.Experience in developing timing constraints.Experience in timing closure and optimization.Proficiency in using scripting languages such as Perl and TCL.Familiarity with EDA tools such...
-
Senior STA Engineer
2 days ago
visakhapatnam, India Eximietas Design Full timeHello All,Eximietas Design Hiring STA Engineers/LeadsExperience: 7+ YearsBengaluru or VisakhapatnamJob Description:Experience in Static Timing Analysis (STA) for ASIC designs.Experience in developing timing constraints.Experience in timing closure and optimization.Proficiency in using scripting languages such as Perl and TCL.Familiarity with EDA tools such...
-
Senior ai platform engineer
2 days ago
Visakhapatnam, India Jaipur Robotics Full timeLocation: Remote (availability to work in the CET timezone)Who we areAt Jaipur Robotics, we envision a future where data from waste is abundant, driving automation and digital transformation across the waste industry. We’re developing cutting-edge intelligent solutions that are revolutionising operational pipelines for the European waste sector, unlocking...
-
Senior Physical Design Engineer
3 days ago
Visakhapatnam, India Eximietas Design Full timeHi All, Eximietas Hiring Senior Physical Design Leads/Managers. Experience: 10+ Years. Location: Visakhapatnam. About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools Bachelors OR Masters Degree Engineering in Electronics or Electrical or Telecom or...
-
Senior SOC Design Verification Engineer
3 days ago
Visakhapatnam, India Eximietas Design Full timeHi All, Greetings' from Eximietas Design ....! We are Hiring Senior SOC Design Verification Engineer. Experience: 8+ years. Location: Bengaluru or Visakhapatnam. Job Description: We are seeking an experienced and highly skilled Senior SOC Design Verification Engineer with a strong background in PCIE (Peripheral Component...
