Senior RTL engineer

3 weeks ago


New Delhi, India HCLTech Full time

Note: Not accepting applications below 5 years at the moment Senior RTL Design Engineer (5+ years’ experience) Company: HCL Tech Location: Bangalore/Chennai/Hyderabad/Kochi/Noida Notice - 0-90 days Job Summary: We are looking for a talented and experienced RTL Design Engineer to join our team and play a key role in the design and development of next-generation ASICs/SoCs. You will be responsible for all aspects of RTL design, from concept to RTL coding, verification, and integration. Responsibilities: Develop RTL code for complex digital circuits using Hardware Description Languages (HDLs) such as Verilog or VHDL Perform functional verification using simulation and formal methods Participate in code reviews and ensure adherence to coding standards Analyze timing performance and perform static timing analysis (STA) Collaborate with design, verification, and synthesis teams to ensure successful tape-out Stay up-to-date with the latest RTL design methodologies and tools Qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field (Master's degree a plus) 5+ years of experience in RTL design for ASICs/SoCs Proven experience in designing and verifying complex digital circuits Proficiency in Verilog or VHDL Experience with verification methodologies (e.g., UVM) Strong understanding of digital design concepts (combinational logic, sequential logic, state machines) Experience with SDC (Standard Delay Constraint) format for timing closure Experience with scripting languages (e.g., Python, Perl) is a plus Excellent communication, teamwork, and problem-solving skills Benefits: Competitive salary and benefits package Opportunity to work on cutting-edge technologies Collaborative and fast-paced work environment Potential for professional growth and developmentRegards, Dhivya dhivya.ramesh@hcltech.com



  • New Delhi, India ACL Digital Full time

    Senior RTL(ASIC) Design Engineers Experience : 5+ years Location : BangaloreSILICON DESIGN ENGINEER THE ROLE: As a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with architecture, IP design, Physical Design teams, and product engineers...


  • New Delhi, India ACL Digital Full time

    RTL Design Engineer Experience : 5 years Location : BangaloreAs a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success....


  • New Delhi, India ACL Digital Full time

    RTL Design EngineerExperience : 5 years Location : BangaloreAs a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success....

  • ASIC RTL Engineer

    3 weeks ago


    New Delhi, India Wipro Full time

    Senior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols)Exp - 4 - 20Location :Bengaluru, Hyderabad, Pune, Noida, KochiExpertise in SoC subsystem/IP designExpertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System VerilogIn depth knowledge on RTL quality checks (Lint, CDC)Knowledge...


  • New Delhi, India Geesesquads Full time

    RTL Engineers Description We have multiple open positions in our RTL team and we're looking for individuals with either a strong RTL or a strong architecture/microarchitecture background interested in working in several areas of a RISC-V design for an advanced technology node. In particular, areas of focus will be the processor pipeline, d-cache, i-cache,...


  • New Delhi, India ACL Digital Full time

    RTL Design EngineerExperience : 5 yearsLocation : BangaloreAs a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon...


  • New Delhi, India L&T Technology Services Full time

    RTL Design Engineer with 8+ years of Hands on experiences.• Experience/proficiency in RTL design(Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, SoC Design and Integration• Should have hands on experience in all the Design aspects, should work independently.• Experience/proficiency in front-end...

  • RTL Design Engineer

    2 weeks ago


    New Delhi, India ACL Digital Full time

    Job Title: RTL Design Engineers Exp Level: 5+ yrs Loctaion: Hyderabad/BangaloreJob Description: • RTL coding knowledge • Top-level (SOC) level basic industry standard Arch knowledge • SoC & IP level Integration knowledge • IPXACT knowledge • IORING and Phys & GPIOs basic functionality • Design Partitioning(Tilification) knowledge • Design RTL...

  • RTL Design Engineer

    18 hours ago


    New Delhi, India ACL Digital Full time

    RTL Design Engineer (ASIC) Location: Chennai, Tamil Nadu Experience: 1 to 3 YearsJob DescriptionJob Role: Design and implement RTL for wireless modem IPs and SoC subsystems using Verilog/SystemVerilog. Develop micro-architecture specifications and deliver high-quality, synthesizable RTL. Integrate complex subsystems into SoC environments and support design...

  • RTL Microarchitect

    18 hours ago


    New Delhi, India Baya Systems Full time

    Job Title: Microarchitect & RTL Design Engineer Location: Bangalore, IndiaAbout the Role:We are seeking a seasonedMicroarchitect and RTL Design Engineerwith a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutionsKey...