Senior Design Verification Engineer

3 weeks ago


India Nurotech circuits private limited Full time
Tips: UVM, Design Verification.

Responsibilities

Senior DV engineer to develop UVM/SV-based testbench
Good knowledge of SV/UVM is a must.
Should have developed UVM/SV components like driver/monitor/scoreboard,
Individual contributor role
Exposure to protocols like AMBA, Serial protocols, PCIe, Ethernet

Qualifications
6 to 8 years of DV experience minimum.
Mtech/Btech Electronics/Computer


  • india HCLTech Full time

    Position Overview:We are seeking a highly skilled Senior Engineer/Architect to join our dynamic team. In this pivotal role, you will lead the design and verification of advanced integrated circuits (ICs), ensuring they meet the highest standards of quality and performance. This position offers the opportunity to work on groundbreaking projects and influence...


  • india eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ AhmedabadROLE & RESPONSIBILITIESAn expert level with developing UVM-based SV test-benches. Highly experienced with defining block, sub-system and SOC top level test plans. Relevant experience with one or more of PCIe, NVMe, NAND, DDR...


  • India Alpinum Consulting Full time

    ONLY WEBSITE APPLICATIONS WILL BE ACCEPTED🚀 We’re Hiring Verification Engineers (All Levels) | India, RemoteAlpinum is expanding its global engineering team and looking for talented Verification Engineers at junior, mid, and senior levels to join us in shaping the future of semiconductor design and verification.Whether you’re just starting your...


  • india ACL Digital Full time

    Hi All,ACL Digital is looking for "Senior Design Verification Engineers"Exp Level: 4+ years Notice period: Immediate to 30 days Location: Bangalore and HyderabadJob Description: Must have good knowledge on the verification flows Excellent hands-on debug skills and problem solving attitude. Experience of working in complex test-bench/model in Verilog, System...


  • india ACL Digital Full time

    Design Verification Engineer - Senior / Lead / Sr. LeadJob Description: Must have good knowledge on the verification flows. Excellent hands-on debug skills and problem solving attitude.. Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC Experience of working on Functional Verification, SoC Verification, Emulation Good in...


  • India ACL Digital Full time

    -We are seeking a highly skilled and experienced Senior Design Verification Engineer to join our SoC/ASIC verification team in Bangalore. The ideal candidate will have a deep understanding of the verification lifecycle, from test planning to coverage closure, and be able to independently drive complex verification tasks for IP, subsystem, or full-chip level...


  • india Nurotech circuits private limited Full time

    Tips: UVM, Design Verification.ResponsibilitiesSenior DV engineer to develop UVM/SV-based testbench Good knowledge of SV/UVM is a must. Should have developed UVM/SV components like driver/monitor/scoreboard, Individual contributor role Exposure to protocols like AMBA, Serial protocols, PCIe, EthernetQualifications 6 to 8 years of DV experience...


  • India Alpinum Consulting Full time

    ONLY WEBSITE APPLICATIONS WILL BE ACCEPTED 🚀 We’re Hiring Verification Engineers (All Levels) | India, Remote Alpinum is expanding its global engineering team and looking for talented Verification Engineers at junior, mid, and senior levels to join us in shaping the future of semiconductor design and verification. Whether you’re just starting your...


  • india L&T Technology Services Full time

    Job Description DV Positions: Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verification Develop functional tests based on verification test plan Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage Debug, root-cause and resolve...


  • India ACL Digital Full time

    JD:This role requires expertise in PCIe, CPU, Ethernet, CXL, DDR, and RISC-V technologies.Key Responsibilities:Develop and execute verification plans for hardware designs incorporating PCIe, Ethernet, CXL, DDR, and RISC-V technologies.Design and implement verification environments using SystemVerilog and UVM methodologies.Develop test cases to validate...