Senior Design Verification Engineer

1 day ago


India Nurotech circuits private limited Full time
Tips: UVM, Design Verification.

Responsibilities

Senior DV engineer to develop UVM/SV-based testbench
Good knowledge of SV/UVM is a must.
Should have developed UVM/SV components like driver/monitor/scoreboard,
Individual contributor role
Exposure to protocols like AMBA, Serial protocols, PCIe, Ethernet

Qualifications
6 to 8 years of DV experience minimum.
Mtech/Btech Electronics/Computer


  • India beBeeVerification Full time ₹ 25,00,000 - ₹ 35,00,000

    Senior Design Verification EngineerJob Overview:We are seeking a highly skilled Senior Design Verification Engineer to develop UVM/SV-based testbenches.The ideal candidate will have excellent knowledge of SV/UVM and experience working with protocols like AMBA, Serial protocols, PCIe, and Ethernet.Key Responsibilities:Develop advanced UVM/SV components...


  • India beBeeDesignVerification Full time ₹ 20,04,000 - ₹ 23,40,000

    Senior Design Verification EngineerWe are seeking an experienced Senior Design Verification Engineer to join our SoC/ASIC verification team. The ideal candidate will have a deep understanding of the verification lifecycle and be able to independently drive complex verification tasks for IP, subsystem, or full-chip level designs.About This RoleDevelop and...


  • India ACL Digital Full time

    -We are seeking a highly skilled and experienced Senior Design Verification Engineer to join our SoC/ASIC verification team in Bangalore. The ideal candidate will have a deep understanding of the verification lifecycle, from test planning to coverage closure, and be able to independently drive complex verification tasks for IP, subsystem, or full-chip level...


  • India ACL Digital Full time

    JD:This role requires expertise in PCIe, CPU, Ethernet, CXL, DDR, and RISC-V technologies.Key Responsibilities:Develop and execute verification plans for hardware designs incorporating PCIe, Ethernet, CXL, DDR, and RISC-V technologies.Design and implement verification environments using SystemVerilog and UVM methodologies.Develop test cases to validate...


  • India L&T Technology Services Full time

    Job Description DV Positions:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verificationDevelop functional tests based on verification test planDrive Design Verification to closure based on defined verification metrics on test plan, functional and code coverageDebug, root-cause and resolve...


  • India beBeeVerification Full time ₹ 20,00,000 - ₹ 25,00,000

    Job DescriptionWe are seeking a highly skilled Senior Design Verification Engineer to join our team. As a senior member of our verification group, you will be responsible for leading the design and implementation of complex digital IP verification flows.


  • India beBeeVerification Full time ₹ 1,06,42,160 - ₹ 1,41,52,900

    We are seeking an experienced pre-silicon verification engineer to join our team and help us enhance our configurable testbench.The RoleThis position is focused on verifying new features for client, server, graphics, and semi-custom interconnects using System Verilog / UVM-based testbenches.Key ResponsibilitiesDevelop and enhance testbenches to verify new...


  • India beBeeVerification Full time US$ 1,20,379 - US$ 1,63,487

    Key Responsibilities:Verification of integrated circuits and subsystems for advanced technologiesCreate test plans, develop testbenches, write constrained random test cases, perform code coverage analysis, create coverpoints and analyze functional coverage.Work collaboratively with other members of the engineering team to support design implementation for...


  • India beBeeVerification Full time ₹ 40,00,000 - ₹ 50,00,000

    Job Title: Senior Verification ExpertThis is a lead role for experienced engineers to excel in design verification.Main Responsibilities:Develop and implement comprehensive verification environments using UVM methodology.Create and execute verification infrastructure, covering full design cycles.Verify CPU subsystems or SoCs using StemVerilog/UVM and/or...


  • India ACL Digital Full time

    ACL Digital Hiring for the below requirement Designation: DV engineers Experience: 8-10+ years Location: Bangalore Job Description: 1. Hands-on experiences on SV/UVM/Specman 2. Familiarity with formal-based verification 3. Running regression and debugging failures independently 4. Experience in functional and code coverages 5. Independently handling...