Design Verification
1 month ago
Work Areas:
Position- Design Verification
Exp- 4+ Years
Employment type:- Full time
Required Skills:
·
Develop verification testbench components for chip/module level using System Verilog, C/C++.
· Use Verification methodologies (Object oriented, UVM etc) to develop extendable test-bench/test-cases environment.
· Define and execute detailed verification plan from spec working with architects, designers, system engineers.
· Write tests, Debug tests, automate regression scripts and regression environment.
· Incorporate code-coverage, functional coverage, assertions, cover-groups etc to achieve 100% verification completeness prior to tapeout.
· Organized and creative thinker, motivated, and independent learner who can multitask in a dynamic environment, able to create and implement new solutions where required.
· Excellent debugging skills in both SW and ASIC hardware.
· Must be good in building verification environments preferably using Verilog, System Verilog, UVM, C/C++/PLI etc.
· Proficiency in scripting language like Perl, Tcl/Tk, Shell is a definite plus.
· Experience with simulators like ncVerilog (Incisive), VCS, Eldo and debug tools like Verdi/Debussy.
· Good understanding of latest formal verification techniques, assertions, properties is a plus.
· Understanding or prior experience with Industry standard protocols like USB/SPI/SATA/Ethernet/DisplayPort/SRIO/DDR/PCIE/DDR4/LPDDR4/DFI etc is a definite plus.
· Understanding or Prior Experience in ARM/Tensillica Processor platforms is a definite plus.
· Good written and oral communication skills. Ability to clearly document plans.
· ability to interface with different teams and prioritize work based on project needs.
-
Principal Design Verification Engineer
3 days ago
Bengaluru, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.6+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test...
-
Lead Verification Design Engineer
3 days ago
Bengaluru, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.4+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test...
-
Principal Design Verification Engineer
1 week ago
Bengaluru, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 6+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment...
-
Lead Verification Design Engineer
1 week ago
Bengaluru, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 4+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment...
-
Bengaluru, India Cadence Design Systems Full timeResponsibilities:· Contribute to IP verification execution, own verification schedule and deliverables.· Understand design specification, define verification TB architecture, create verification plan and environment. · Participate in technical discussions and represent verification team in all the discussions with internal and external customers.· Fully...
-
Bengaluru, India Cadence Design Systems Full timeResponsibilities:· Contribute to IP verification execution, own verification schedule and deliverables.· Understand design specification, define verification TB architecture, create verification plan and environment. · Participate in technical discussions and represent verification team in all the discussions with internal and external customers.· Fully...
-
Bengaluru, India Cadence Design Systems Full timeResponsibilities: · Contribute to IP verification execution, own verification schedule and deliverables. · Understand design specification, define verification TB architecture, create verification plan and environment. · Participate in technical discussions and represent verification team in all the discussions with internal and external customers. ·...
-
Sr Design Verification Engineering Manager
1 month ago
Bengaluru, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrsThe role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.The role requires the ability to work with the existing functional...
-
Sr Design Verification Engineering Manager
3 weeks ago
Bengaluru, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrs- The role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.- The role requires the ability to work with the existing...
-
Sr Design Verification Engineering Manager
1 month ago
Bengaluru, India Cadence Design Systems Full timeJob Description: Roles & Responsibilities: Exp- 12 - 16 yrs The role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers. The role requires the ability to work with the existing...
-
Sr Design Verification Engineering Manager
1 month ago
Bengaluru, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrs The role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.The role requires the ability to work with the existing functional...
-
Sr Design Verification Engineering Manager
1 month ago
Bengaluru, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrs The role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.The role requires the ability to work with the existing functional...
-
Bengaluru, India Eximietas Design Full timeAbout Us: Eximietas Design is a leading technology firm specializing in [VLSI/Cloud Computing/Cyber Security/AI/ML] solutions. With a commitment to innovation and excellence, we empower businesses to thrive in the dynamic digital landscape. Our success is fueled by the expertise of our engineering leadership team, drawn from industry giants such as Google,...
-
Bengaluru, India Eximietas Design Full timeAbout Us: Eximietas Design is a leading technology firm specializing in (VLSI/Cloud Computing/Cyber Security/AI/ML) solutions. With a commitment to innovation and excellence, we empower businesses to thrive in the dynamic digital landscape. Our success is fueled by the expertise of our engineering leadership team, drawn from industry giants such as Google,...
-
Bengaluru, India Eximietas Design Full timeAbout Us: Eximietas Design is a leading technology firm specializing in [VLSI/Cloud Computing/Cyber Security/AI/ML] solutions. With a commitment to innovation and excellence, we empower businesses to thrive in the dynamic digital landscape. Our success is fueled by the expertise of our engineering leadership team, drawn from industry giants such as Google,...
-
Design Verification
4 weeks ago
Bengaluru, India Wipro Full timeRole : Design Verification - VLSIExperience : 4+ yearsNotice Period : Any (Immediate will be preferred)Location: Bangalore, Hyderabad, Pune, Delhi, CochinJob Description:Understanding the business requirements and functional specifications of the IPs, subsystems and SOC• Creating Verification Environment Architecture document• Reviewing and Revising:...
-
Design Verification
4 weeks ago
Bengaluru, India MosChip Full timeWork Areas:Position - Design VerificationExp-4+ YearsEmployment type:-Full timeRequired Skills:·Develop verification testbench components for chip/module level using System Verilog, C/C++.· Use Verification methodologies (Object oriented, UVM etc) to develop extendable test-bench/test-cases environment.· Define and execute detailed verification plan from...
-
Design Verification
4 weeks ago
Bengaluru, India MosChip Full timeWork Areas:Position- Design VerificationExp- 4+ YearsEmployment type:- Full timeRequired Skills:·Develop verification testbench components for chip/module level using System Verilog, C/C++.· Use Verification methodologies (Object oriented, UVM etc) to develop extendable test-bench/test-cases environment.· Define and execute detailed verification plan from...
-
Bengaluru, India Mulya Technologies Full timeDesign Verification Engineer – Cache Coherency VerificationA Fortune 100 OrganizationLocation: BangaloreDesign Verification Engineer – Cache Coherency VerificationYour Role and ResponsibilitiesAs a Functional verification engineer, you will be working on the latest generation ofhigh end, state-of-the-art micro-processors used in servers.Lead the...
-
Design Verification
1 month ago
Bengaluru, India MosChip Full timeWork Areas: Position - Design Verification Exp- 4+ Years Employment type:- Full time Required Skills: · Develop verification testbench components for chip/module level using System Verilog, C/C++. · Use Verification methodologies (Object oriented, UVM etc) to develop extendable test-bench/test-cases environment. · Define and execute detailed...