Lead SoC Verification engineer
1 day ago
Eteros Technolgies is Seeking a Senior/ Lead Verification Engineer with strong expertise in simulation environment migration, debugging, and coverage analysis. The role involves migrating IP and SoC-level verification environments between Cadence Xcelium and Synopsys VCS, ensuring simulation stability, functional correctness, and coverage closure for complex designs involving ARM Cortex, PCIe, and other high-speed protocols.Key Responsibilities- Environment Migration:Migrate SystemVerilog/UVM testbenches between Xcelium and VCS.Resolve simulator-specific issues (macros, DPI, coverage differences) .- PCIe & High-Speed Protocol Verification:Verify PCIe at IP/SoC levels – LTSSM bring-up, PIPE/PHY interface, protocol compliance.Debug link training, power management, and reset issues. Integrate and analyze VIPs (Synopsys/Cadence).- Gate-Level Simulation (GLS):Set up and run GLS with/without timing.Debug timing violations, X-propagation, and reset mismatches. Correlate RTL vs GLS for sign-off.- Automation & Integration:Automate regressions using Makefiles, Python, Perl on LSF/Jenkins.Integrate IPs into ARM Cortex-based SoC environments.- Debug & Coverage:Debug UVM/DUT interface failures and analyze assertion, protocol, and timing issues.Track and close functional/code coverage using IMC, Verdi, or Verisium tools.Required Skills- Languages: SystemVerilog, UVM, C/C++ (DPI), Python, Shell, Perl - Tools: Xcelium, VCS, SimVision, Verdi, Verisium, IMC - Protocols: PCIe, AMBA, I3C/I2C, SPI, UART, GPIO - Expertise: Debugging, signal tracing, coverage analysis, GLS sign-offQualifications- B.E./B.Tech or M.E./M.Tech in ECE/EE - 8–12 years of experience in functional verification - Strong PCIe and ARM-based SoC background - Experience with coverage closure and debug automation
-
SoC Verification Engineer
3 weeks ago
New Delhi, India ScaleFlux Full timeVerification Lead EngineerJoin the India team of most cutting-edge and well-funded storage startup in Silicon Valley as the Lead Verification Engineer taking on IP and SoC level verification challenges.As a Verification Lead with a focus on verification of Multi-core, complex, high performance ASIC, you will work to understand the internal requirements and...
-
SOC Design Verification Lead
4 weeks ago
New Delhi, India L&T Technology Services Full timeL&T Technologies is looking to hire for SOC DV Lead role.Job Location : BangaloreJob Title: SoC DV LeadYEARS OF EXPERIENCE: 8+ YearsJOB DESCRIPTION:Expertise in verifying SOC based on ARM and RISC CPU’s. Define and implement ASIC / SoC verification plans, and build verification test benches to enable ASIC, sub-system, SoC level verification. Develop...
-
VLSI - SOC Verification Lead/Manager
4 weeks ago
New Delhi, India HCLTech Full timeYou Are:You are a highly skilled and experienced SoC Verification Lead with a passion for pushing the boundaries of technology. With a minimum of 5 to 20Years of experience in the SoC/IP/Subsystems verification domain, you possess deep technical expertise in various aspects of pre-silicon verification, including UVM, coverage analysis, verification plan...
-
SoC / GLS Verification Engineers
4 weeks ago
New Delhi, India BITSILICA Full timeWe’re Hiring – SoC & GLS Verification Engineers!Location: Bangalore / HyderabadExperience: 5–10 YearsJoin our growing team at BITSILICA and work on cutting-edge SoC designs!Skills We’re Looking For:✔️ SoC & GLS Verification✔️ SystemVerilog, UVM, C✔️ AMBA protocols (AXI, AHB, APB)✔️ DSP module verification (Nice to have)Send your...
-
VLSI - SOC Verification Lead/Manager
3 weeks ago
New Delhi, India HCLTech Full timeYou Are:You are a highly skilled and experienced SoC Verification Lead with a passion for pushing the boundaries of technology. With a minimum of 5 to 20Years of experience in the SoC/IP/Subsystems verification domain, you possess deep technical expertise in various aspects of pre-silicon verification, including UVM, coverage analysis, verification plan...
-
SoC / GLS Verification Engineers
3 weeks ago
New Delhi, India BITSILICA Full timeWe’reHiring–SoC&GLSVerification Engineers!Location: Bangalore / Hyderabad Experience: 5–10 YearsJoin our growing team atBITSILICAand work on cutting-edge SoC designs!Skills We’re Looking For: ✔️ SoC & GLS Verification ✔️ SystemVerilog, UVM, C ✔️ AMBA protocols (AXI, AHB, APB) ✔️ DSP module verification (Nice to have)Send your resume...
-
SoC / GLS Verification Engineers
4 weeks ago
New Delhi, India BITSILICA Full timeWe’re Hiring – SoC & GLS Verification Engineers!Location: Bangalore / HyderabadExperience: 5–10 YearsJoin our growing team at BITSILICA and work on cutting-edge SoC designs!Skills We’re Looking For:SoC & GLS VerificationSystemVerilog, UVM, CAMBA protocols (AXI, AHB, APB)DSP module verification (Nice to have)Send your resume to:...
-
SOC Design Verification Engineer
2 weeks ago
New Delhi, India ACL Digital Full timeSOC Verification engineer: Years of Relevant Experience: 4+ years Location: Bangalore 1. Should have worked on SOC level verification. 2. Should have good understanding of coding testcase in C or X86. 3. Should have good understanding of ARM subsystem. 4. Good hands on experience on UVM is must. 5. Peripherals like PCIE Gen6/Gen5, USB2.0/3.0, Ethernet, low...
-
IP/SOC Verification Engineer
3 days ago
Delhi, India ACL Digital Full timeJob Title: IP/SS/SoC Verification Engineer (Hybrid – Bangalore / Hyderabad) Experience: 4 to 15+ years Notice Period: Strictly less than 30 days Work Type: Hybrid Location: Bangalore / Hyderabad Job Description We are looking for talented SoC Verification Engineers with strong expertise in SystemVerilog/UVM , solid debugging skills, and a deep...
-
IP/SOC Verification Engineer
5 days ago
Delhi, India ACL Digital Full timeJob Title: IP/SS/SoC Verification Engineer (Hybrid – Bangalore / Hyderabad)Experience: 4 to 15+ yearsNotice Period: Strictly less than 30 daysWork Type: HybridLocation: Bangalore / HyderabadJob DescriptionWe are looking for talented SoC Verification Engineers with strong expertise in SystemVerilog/UVM , solid debugging skills, and a deep understanding of...
