ASIC SOC RTL Design Lead
2 days ago
Hi All,Greetings' from Eximietas Design....We are HiringASIC SOCRTL Design Engineer/Leads.Job Title:ASIC SOC RTL Design Engineer/Leads .. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: Eximietas Design is seeking an experienced and highly skilledASIC SOC RTL Designto join our growing team. As a key contributor, you will play a critical role in defining and implementing the microarchitecture of cutting-edge semiconductor designs. You will work on complexRTL designchallenges, collaborate with cross-functional teams, and contribute to the delivery of high-performance, power-efficient, and innovative solutions.Key Responsibilities: Define and developmicroarchitecture specificationsfor complex SoC designs. LeadRTL design and implementationusing Verilog/SystemVerilog, ensuring optimal performance, power, and area (PPA). Collaborate with system architects, verification teams, and physical design teams to ensure successful project execution. Performdesign trade-off analysisto meet functional, performance, and power requirements. Develop and implementdesign methodologiesto improve efficiency and quality. Mentor and guide junior engineers, fostering a culture of innovation and excellence. Participate in design reviews, provide technical leadership, and ensure adherence to project timelines.Qualifications: 8+ years of hands-on experiencein RTL design and microarchitecture development. Strong expertise inRTL design using Verilog/SystemVerilogandlogic synthesis . Proficiency inmicroarchitecture designfor complex SoCs, includingpipelining, caching, and memory subsystems . Experience withlow-power design techniques(e.g., clock gating, power gating, multi-Vt optimization). Familiarity withadvanced process nodesand their specific challenges (e.g., finFET, multi-patterning). Strong scripting skills inTcl, Python, or Perlfor automation and flow development. Excellent problem-solving skills and attention to detail. Strong communication and leadership skills.What We Offer: Opportunity to work oncutting-edge semiconductor designsand innovative technologies. Collaborative and inclusive work environment. Competitive compensation and benefits package. Professional growth and development opportunities.Interested Engineers please share your updated resume :maruthiprasad.e@eximietas.design
-
ASIC SOC RTL Design Lead
7 days ago
Delhi, India Eximietas Design Full timeHi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.We are Hiring: ASIC SOC RTL Design Leads/Architect.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already...
-
Senior ASIC RTL Designer
1 week ago
New Delhi, India Eximietas Design Full timePosition: ASIC RTL Design EngineerLocation: Bangalore / HyderabadExperience: 6+ years- Design and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks. - Create micro-architecture specs and ensure designs meet performance, power, and area targets. - Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and...
-
Senior ASIC RTL Designer
14 hours ago
New Delhi, India Eximietas Design Full timePosition: ASIC RTL Design Engineer Location: Bangalore / Hyderabad Experience: 6+ years Design and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks. Create micro-architecture specs and ensure designs meet performance, power, and area targets. Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and DFT...
-
SeniorPrincipal ASIC RTL Design Engineer
6 days ago
New Delhi, India Proxelera Full timeSummary: Own end-to-end RTL design for complex SoC or large subsystem blocks, from micro-architecture through tapeout and silicon bring-up.Responsibilities:- Define micro-architecture from specs; write high-quality synthesizable SystemVerilog/Verilog RTL for SoC-level or large subsystems. - Own design bring-up, block/subsystem integration, and close on...
-
Senior/Principal ASIC RTL Design Engineer
1 week ago
New Delhi, India Proxelera Full timeMy name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time.Job Title- Senior/Principal ASIC RTL Design Engineer (SoC/Subsystem)...
-
Senior/Principal ASIC RTL Design Engineer
6 days ago
New Delhi, India Proxelera Full timeMy name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time.Job Title - Senior/Principal ASIC RTL Design Engineer (SoC/Subsystem)Location...
-
ASIC RTL Integration Engineer
2 weeks ago
New Delhi, India Devloit Full timePosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractMinimum Experience: 4 Years+About the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural...
-
ASIC RTL Integration Engineer
2 weeks ago
New Delhi, India DevloiT Full timePosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractMinimum Experience: 4 Years+About the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural...
-
ASIC RTL Design Engineer
6 days ago
New Delhi, India eInfochips (An Arrow Company) Full timeGreetings of the day!!!This is regarding a Job opportunity with eInfochips as we are having a position of ASIC RTL DESIGN ENGINEERSExperience- 5+ Years Location- Bangalore, Ahmedabad Job Description: Experience in RTL design Verilog/VHDL Simulation tools, Modeslim/VCS etc. Basic protocols, I2C, UART, PCIe, SPI etc. Micro-Architecture experience is a plus...
-
SeniorPrincipal ASIC RTL Design Engineer
2 weeks ago
Delhi, India Proxelera Full timeSummary: Own end-to-end RTL design for complex SoC or large subsystem blocks, from micro-architecture through tapeout and silicon bring-up.Responsibilities:Define micro-architecture from specs; write high-quality synthesizable SystemVerilog/Verilog RTL for SoC-level or large subsystems.Own design bring-up, block/subsystem integration, and close on timing,...