Senior Memory Layout Design Engineer – SRAM Compiler
4 days ago
The Job Role:You’ll lead full-custom memory layout work for SRAM compilers, owning layout creation, physical verification, and sign-off quality. This role calls for someone who knows the craft inside out and can turn complex circuits into clean, high-quality layouts.Responsibilities:- Full-custom memory layout development for SRAM compiler blocks - Complete physical verification across EM, IR, LVS, DRC and related flows - Work closely with circuit, architecture, and verification teams - Drive layout quality, constraints, and design-rule adherence - Support optimization, debug, and design-rule closureQualifications:- MTech/BTech in ECE or related field - 7+ years of hands-on SRAM compiler layout experience - Strong grounding in full-custom memory layout and sign-off verification flows
-
New Delhi, India Proxelera Full timePosition: Senior Layout Design Engineer – SRAM CompilerLocation: BangaloreExperience: 7+ YearsJob Description:- Strong hands-on experience in full-custom SRAM/memory layout, SRAM compiler blocks, bitcells, and periphery circuits. - Expertise in physical verification (EM, IR, LVS, DRC), design-rule closure, debugging violations, and sign-off quality. -...
-
Delhi, India Proxelera Full timePosition: Senior Layout Design Engineer – SRAM Compiler Location: Bangalore Experience: 7+ Years Job Description: Strong hands-on experience in full-custom SRAM/memory layout, SRAM compiler blocks, bitcells, and periphery circuits. Expertise in physical verification (EM, IR, LVS, DRC), design-rule closure, debugging violations, and sign-off quality....
-
Delhi, India Proxelera Full timePosition: Senior Layout Design Engineer – SRAM CompilerLocation: BangaloreExperience: 7+ YearsJob Description:Strong hands-on experience in full-custom SRAM/memory layout, SRAM compiler blocks, bitcells, and periphery circuits.Expertise in physical verification (EM, IR, LVS, DRC), design-rule closure, debugging violations, and sign-off quality.Ability to...
-
Delhi, India Proxelera Full timePosition: Senior Layout Design Engineer – SRAM CompilerLocation: BangaloreExperience: 7+ YearsJob Description:Strong hands-on experience in full-custom SRAM/memory layout, SRAM compiler blocks, bitcells, and periphery circuits.Expertise in physical verification (EM, IR, LVS, DRC), design-rule closure, debugging violations, and sign-off quality.Ability to...
-
SRAM Memory Circuit Design
1 week ago
New Delhi, India Devloit Full timePosition: SRAM Memory Circuit DesignLocation: Remote, IndiaEmployment Type: Long Term ContractMinimum Experience: 7 Years+Job DescriptionWe are seeking a highly experienced SRAM Memory Circuit Design Engineer with deep expertise in full-custom memory architectures and design methodologies. The ideal candidate will have strong ownership of design execution,...
-
SRAM Memory Circuit Design
7 days ago
Delhi, India Devloit Full timePosition: SRAM Memory Circuit DesignLocation: Remote, IndiaEmployment Type: Long Term ContractMinimum Experience: 7 Years+Job DescriptionWe are seeking a highly experienced SRAM Memory Circuit Design Engineer with deep expertise in full-custom memory architectures and design methodologies. The ideal candidate will have strong ownership of design execution,...
-
SRAM Memory Circuit Design
1 week ago
Delhi, India Devloit Full timePosition: SRAM Memory Circuit DesignLocation: Remote, IndiaEmployment Type: Long Term ContractMinimum Experience: 7 Years+Job DescriptionWe are seeking a highly experienced SRAM Memory Circuit Design Engineer with deep expertise in full-custom memory architectures and design methodologies. The ideal candidate will have strong ownership of design execution,...
-
SRAM memory compiler development Project Lead
2 weeks ago
Delhi, India UST Malaysia Full timeUST is looking for an experienced and hands-on Project Lead to drive Memory Compiler Development. The ideal candidate will have 8+ years of expertise in full custom memory design, including architecture, layout, characterization, and verification at the compiler level. This leadership role requires strong technical depth and the ability to manage...
-
Delhi, India UST Malaysia Full timeUST is looking for an experienced and hands-on Project Lead to drive Memory Compiler Development. The ideal candidate will have 8+ years of expertise in full custom memory design, including architecture, layout, characterization, and verification at the compiler level. This leadership role requires strong technical depth and the ability to manage...
-
Memory Layout Engineer
6 days ago
New Delhi, India ACL Digital Full timeJob Title: Memory Layout EngineerExperience: 3+yrsLocation: BangaloreJob Type: Full-timeIndustry: Semiconductors / VLSI / Memory DesignJob Summary:We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...