Staff Engineer, RTL Design

5 days ago


New Delhi, India Tenstorrent Full time

We’re looking for a hands-on RTL Design Engineer to own the microarchitecture and RTL implementation of the Power Management Subsystem. You’ll collaborate with cross-functional teams—architecture, firmware, software, DV, and PD—to define, design, and optimize power management solutions for next-generation RISC-V/ARM-based SoCs.This role is hybrid, based out of Bangalore, India. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.Who You Are- 10–12 years of experience in ASIC design, with expertise in microarchitecture and RTL for complex subsystems - Skilled in Verilog/SystemVerilog and comfortable working across design, debug, and analysis - Deep understanding of power management concepts—clocking, reset, DVFS, and low-power modes - Familiar with RISC-V or ARM-based SoCs and standard bus protocols (AXI, AHB, APB, CHI) - Awareness of functional safety (ISO 26262) practices in hardware designWhat We Need- Ability to own microarchitecture definition and RTL development of power management subsystems - Experience driving verification closure, performance debug, synthesis, timing, and power optimization - Strong skills in LINT, CDC/RDC, and power intent checks - Proficiency with DV and analysis tools like Verdi, NCSIM, and power estimation tools - Hands-on experience in design-for-power, debug, and test methodologiesWhat You Will Learn- Building power-efficient, high-performance subsystems for advanced RISC-V/ARM architectures - Cross-functional collaboration from concept to silicon bring-up - Enhancing subsystem performance through innovative power, performance, and area optimizations - Leadership and mentorship experience by guiding junior design engineers



  • New Delhi, India Eximietas Design Full time

    Hi All,Greetings' from Eximietas Design....!We are Hiring ASIC SOC RTL Design Engineer/Leads.Job Title: ASIC SOC RTL Design Engineer/Leads..!Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:Eximietas Design is seeking an experienced and highly skilled ASIC...

  • RTL Design Engineer

    4 weeks ago


    New Delhi, India ACL Digital Full time

    Job Title: RTL Design Engineers Exp Level: 5+ yrs Loctaion: Hyderabad/BangaloreJob Description: • RTL coding knowledge • Top-level (SOC) level basic industry standard Arch knowledge • SoC & IP level Integration knowledge • IPXACT knowledge • IORING and Phys & GPIOs basic functionality • Design Partitioning(Tilification) knowledge • Design RTL...

  • RTL Design Engineer

    2 weeks ago


    New Delhi, India ACL Digital Full time

    RTL Design Engineer (ASIC) Location: Chennai, Tamil Nadu Experience: 1 to 3 YearsJob DescriptionJob Role: Design and implement RTL for wireless modem IPs and SoC subsystems using Verilog/SystemVerilog. Develop micro-architecture specifications and deliver high-quality, synthesizable RTL. Integrate complex subsystems into SoC environments and support design...

  • RTL Design Engineer

    1 week ago


    New Delhi, India ACL Digital Full time

    RTL Design Engineer (ASIC)Location: Chennai, Tamil NaduExperience: 1 to 3 YearsJob DescriptionJob Role:- Design and implement RTL for wireless modem IPs and SoC subsystems using Verilog/SystemVerilog. - Develop micro-architecture specifications and deliver high-quality, synthesizable RTL. - Integrate complex subsystems into SoC environments and support...


  • New Delhi, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer EngineeringExp- 7-12 Yrs- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.- Functional simulation...


  • New Delhi, India ACL Digital Full time

    Lead RTL Design EngineersExperience Level:10+ years of RTL design and developmentJob Description: Silicon Design EngineerLocation: Hyderabad and BangaloreBasic Job Deliverable: Silicon Design Engineer (RTL Design and Development)o Responsible for RTL design and developmento Responsible for generating documents, such as requirements specification, design,...

  • RTL Micro Architect

    3 days ago


    New Delhi, India Eximietas Design Full time

    Eximietas Hiring:ASIC SOC RTL Micro Architect Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: Eximietas Design is seeking an experienced and highly skilledRTL Micro Architectto join our growing team. As a key contributor, you will play a critical role...


  • New Delhi, India ACL Digital Full time

    Lead RTL Design Engineer (ASIC) Location: Chennai, Tamil Nadu Experience: 6 to 9 YearsJob Description6 to 9 Years of experience in Synthesis, Constraints and interface timing Challenges. Good knowledge of Power is preferable.Strong Domain Knowledge on RTL Design, implementation, and Timing analysis. Experience with RTL coding using Verilog/VHDL/System...


  • New Delhi, India ACL Digital Full time

    Lead RTL Design Engineer (ASIC)Location: Chennai, Tamil NaduExperience: 6 to 9 YearsJob Description6 to 9 Years of experience in Synthesis, Constraints and interface timing Challenges. Good knowledge of Power is preferable.- Strong Domain Knowledge on RTL Design, implementation, and Timing analysis. - Experience with RTL coding using Verilog/VHDL/System...

  • RTL Design Engineer

    4 weeks ago


    New Delhi, India ACL Digital Full time

    Job Title: RTL Design EngineersExp Level: 5+ yrsLoctaion: Hyderabad/BangaloreJob Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...