Manjula_Senior Design Verification Engineer

1 week ago

Bengaluru, Karnataka, India Tessolve Full time

Job Title: Senior Design Verification Engineer – IP/SoC/Processor/GLS

Experience: 5 to 15 Years

Location: [Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida ]

Company: Tessolve Semiconductor

Job Type: Full-Time | Permanent

Domain: Semiconductor – Design Verification

Job Summary:

Tessolve is hiring experienced Design Verification Engineers with a strong background in IP and SoC-level verification, along with specialization in one or more of the following areas: processor/microarchitecture verification, high-speed interfaces (e.g., PCIe, USB, DDR), or GLS (Gate-Level Simulation). This role involves ownership of verification strategy, planning, and execution in pre-silicon environments using industry-leading tools and methodologies.

Key Responsibilities:

  • Develop and execute detailed verification plans for IP blocks, subsystems, or SoCs.
  • Design and build SystemVerilog/UVM-based testbenches, scoreboards, monitors, and drivers.
  • Write and maintain directed and constrained-random test cases.
  • Perform GLS (Gate-Level Simulation) with SDF back-annotation, reset validation, scan chain checking, and X-propagation analysis.
  • Verify processor cores or custom pipelines, including cache/memory subsystems, MMUs, and coherency.
  • Validate high-speed protocols (e.g., PCIe Gen4/Gen5, USB 3.x, DDR3/4/5, LPDDR, CXL).
  • Debug RTL and testbench issues using waveforms, logs, and assertions.
  • Collaborate with RTL, DFT, STA, firmware, and post-silicon teams to drive quality and coverage closure.
  • Analyze functional/code/line/branch/coverage metrics and drive closure.
  • Automate regressions and result analysis using scripting languages (Python, Perl, Shell, Tcl).
  • Contribute to methodology improvements, tool evaluation, and reusable IP verification components.

Required Skills & Qualifications:

  • B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or Computer Engineering.
  • 5–15 years of experience in ASIC/IP/SoC/Processor Design Verification.
  • Expertise in SystemVerilog, UVM, and constrained-random verification.
  • Hands-on experience with simulation tools: VCS, Xcelium, Questa, Verdi, etc.
  • Proven track record in any one or more of the following:
  • Processor/Microarchitecture Verification (pipelines, instruction decode, coherency, etc.)
  • High-speed Protocol Verification (PCIe, DDR, USB, Ethernet, CXL, etc.)
  • GLS Verification (Zero-delay and SDF annotated simulations, scan chain checks, X-handling)
  • Strong debugging skills and understanding of design specs and verification architecture.
  • Proficient in scripting (Python, Perl, Shell, or Tcl) for test automation.
  • Familiar with DFT/scan concepts, low power (UPF), and assertion-based verification (SVA).

Good to Have:

  • Experience in ARM-based SoCs or RISC-V CPU verification.
  • Exposure to formal verification, LEC, or static verification tools.
  • Knowledge of post-silicon validation, FPGA prototyping, or emulation.
  • Experience leading small teams or mentoring junior engineers.

Apply Now

Send your updated resume to: manjula.patil@tessolve.com

Subject Line: Senior DV Engineer – IP/SoC/Processor/GLS – [Your Name]

  • Learn more: www.tessolve.com

  • Manjula_senior design verification engineer

    1 week ago

    Bengaluru, Karnataka, India Tessolve Full time

    Job Title: Senior Design Verification Engineer – IP/So C/Processor/GLSExperience: 5 to 15 YearsLocation: (Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida )Company: Tessolve SemiconductorJob Type: Full-Time | PermanentDomain: Semiconductor – Design VerificationJob Summary:Tessolve is hiring experienced Design Verification Engineers with...

  • Senior SOC Design Verification Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Eximietas Design Full time ₹ 15,00,000 - ₹ 20,00,000 per year

    Hi All,Greetings' fromEximietas Design....We are HiringSenior SOC Design Verification Engineer.Experience:8+ years.Location:Bengaluru or Hyderabad or Visakhapatnam.Job Description:We are seeking an experienced and highly skilledSenior SOC Design Verification Engineerwith a strong background inPCIE (Peripheral Component Interconnect Express)to join our team....

  • Verification Lead Design Engineer

    4 weeks ago

    Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...

  • Verification Lead Design Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...

  • Verification Lead Design Engineer

    1 week ago

    Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...

  • Senior Design Verification Lead

    4 weeks ago

    Bengaluru, Karnataka, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification (PCIE) Leads / ManagersExperience: 10+ Years.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches, and coverage analysis, for both...

  • Senior Design Verification Lead

    4 weeks ago

    Bengaluru, Karnataka, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification (PCIE) Leads / ManagersExperience: 10+ Years.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches, and coverage analysis, for both...

  • Design Verification Engineer

    7 days ago

    Bengaluru, Karnataka, India Tessolve Full time

    ### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional,...

  • Design Verification Engineer

    1 week ago

    Bengaluru, Karnataka, India Tessolve Full time

    ### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...

  • Design Verification Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Tessolve Full time ₹ 15,00,000 - ₹ 20,00,000 per year

    ### Job Description: ASIC Design Verification Engineer**Location:**Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. *Experience Range:** 5 to 20 years**Key Responsibilities:Develop and execute test plans to verify complex ASIC designs. Utilize System Verilog (SV) and UVM methodologies for verification tasks. Perform functional, formal, GLS...