Senior Design Verification Engineer

12 hours ago


Pushkar, India Best NanoTech Full time

Position: Senior Design Verification Engineer (SoC / PCIe / CXL)Location: Pune / Bangalore / Hyderabad / AhmedabadExperience: 7+ YearsEmployment Type: Full-timeAbout the OpportunityBest NanoTech is looking for a seasoned Senior Design Verification Engineer.We are looking for a hands-on technical leader to manage SoC verification efforts for next-generation chips involving high-speed protocols like CXL, HBM, and PCIe.Key ResponsibilitiesLead Verification Efforts: Manage and execute end-to-end SoC Design Verification plans for complex projects, ensuring zero-bug silicon.Strategy & Architecture: Develop comprehensive verification strategies, test plans, and robust test benches.Protocol Verification: Verify high-speed interfaces (PCIe, Ethernet, CXL, MIPI, DDR, HBM) and standard peripherals (I2C/I3C, SPI, UART, GPIO, QSPI).Coverage Closure: Analyze and implement SystemVerilog Assertions (SVA) and drive coverage closure (Code, Toggle, Functional).Timeline Management: Demonstrate strong ownership of project goals, ensuring critical deadlines are met with high quality.Required Skills & QualificationsExperience: 7+ years of relevant industry experience in VLSI/ASIC Verification.Core Skills: Strong command over SystemVerilog and UVM methodology.Protocol Knowledge: Deep understanding of high-speed protocols (PCIe, CXL, DDR/HBM) is mandatory.Debugging: Proficiency in debugging complex SoC scenarios.Preferred Skills (Added Advantage)Experience with Gate-Level Simulations (GLS).Power-Aware Verification expertise using UPF and Xprop.Why Join Us?Work on the bleeding edge of technology (CXL, HBM, 3nm nodes).Flexible location options across major tech hubs (Pune, BLR, Hyd, Ahd).Collaborative culture with direct mentorship from industry veterans.How to ApplyIf you are ready to take ownership of complex SoC projects, apply via or send your resume directly to talent@bestnanotech.in.#DesignVerification #SoC #PCIe #CXL #HBM #VLSIJobs #Semiconductor #BestNanoTech #Hiring



  • pushkar, India beBeeVerification Full time

    Job Description for Senior Design Verification EngineerAs a Senior Design Verification Engineer, you will be responsible for overseeing the management of SOC design verification efforts for complex projects and ensuring the successful execution of verification plans.The role involves developing and implementing comprehensive verification strategies, test...


  • pushkar, India beBeeVerification Full time

    Job TitleWe are seeking a senior engineer to lead product development, validation, and customer engagement for high-speed interfaces.The ideal candidate will have significant experience in designing verification methodologies for system-on-chip (SoC) designs.Key Responsibilities:Develop and execute verification plans for features.Collaborate with...


  • pushkar, India beBeeDftspecialist Full time

    Senior Design Engineer - DFT SpecialistWe are seeking an experienced senior design engineer with a strong background in Design for Testability (DFT) to take ownership of PMBIST planning, insertion, verification, and closure. The ideal candidate will possess excellent technical skills and the ability to work on complex SoCs.Key Responsibilities:PMBIST...


  • pushkar, India beBeeVerification Full time

    Senior Verification Methodology SpecialistThis is an exceptional opportunity to lead product development, validation and customer engagement.We unify the processes used in semiconductor design - thus reducing bugs, improving efficiency and productivity. Our breakthrough technology has drawn investment from industry leaders and experts.Work with the software...


  • pushkar, India beBeeVerification Full time

    About the RoleThis role is responsible for leading SoC design verification efforts on complex projects, ensuring successful execution of verification plans.Develop comprehensive verification strategies, including test plans, testbenches, and coverage analysis.Conduct gate-level simulations and power-aware verification using tools like Xprop and...


  • pushkar, India beBeeAnalog Full time

    We are seeking a Senior Analog Layout Engineer to join our team. This role requires deep knowledge of ICC2-based top-level integration, extensive IP verification experience, and the ability to run block-level simulations independently.The ideal candidate will take full ownership of IP development, verification, integration, and delivery—including foundry...


  • pushkar, India beBeeSoCDesignVerification Full time

    About Mulya Technologies, we are a pioneering US-based startup that unifies processes in Semiconductor and Hardware Systems design.We have garnered significant investment from prominent VCs in Silicon Valley and semiconductor experts.This role offers an exceptional opportunity to lead the product definition, validation, and customer engagement as Principal...


  • pushkar, India SATRAC Full time

    Job Purpose: Drive to Design and Develop new products and to lead engineers to achieve Design & Development goals with high quality products.Principal Accountabilities: Project Management & On Time Delivery:Approve vehicle architecture sheet after studying application & customer details.Prepare project schedules, bids, or proposals.Coordinating, streamlining...


  • pushkar, India beBeeHardware Full time

    Phinity Labs is a leading innovator in AGI automation, leveraging cutting-edge technology to advance hardware design and verification tasks.As a key member of our team, you will collaborate with top researchers to develop high-quality RTL design, verification, and debugging challenges that mirror real-world semiconductor development.Key responsibilities...


  • pushkar, India beBeeSenior Full time

    Job Title: Senior Analog Layout EngineerAbout the Role:As a Senior Analog Layout Engineer, you will be responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision.The ideal candidate will have deep technical expertise in chip-level integration, bump planning, and ESD implementation, along with a good...