Principal Design Engineer(DFT)

3 weeks ago


Bengaluru, India Cadence Design Systems Full time

Responsibilities:

· Complete DFT ownership of projects including:

· Test architecture definition.

· Identifying and implementing RTL changes for DFT.

· Performing scan insertion.

· Developing timing constraints for test mode timing closure.

· Scan and ATPG for different fault models.

· Boundary scan, ACJTAG, IEEE 1500 implementation and verification.

· IEEE1687 (iJTAG) for functional manufacturing tests.

· Running zero delay and timing simulations and debugging on all the above aspects.

· Supporting post silicon bring up.

· Interacting with customers on DFT aspects and support Marketing & Pre-Sales team.

· Experience working on very high speed and low power designs.

Requirements/Qualifications:

· This role requires close interaction with multiple cross functional teams across geographies to align on project receivables/deliverables.

· Mentoring junior engineers and driving innovation/automation.

· BE/B.Tech/M.E/M.Tech with 7+ years of relevant work experience and strong understanding of DFT concepts and good communication skills.

· Strong hands-on experience using industry standard EDA Tools.

· Experience with logic simulators from one or more EDA vendors.

· Experience on industry standard ATPG tools like Cadence Modus.

· Experience with RTL lint tools like Jasper.

· Experience in scan insertion, coverage analysis and debugging skills on faults coverage enhancement is required.

· Programming in Perl/Tcl/Python or other scripting languages is a plus.

· Experience in post silicon validation, ATE debug and support is desired.

· Exposure to RTL2GDS flow and tasks such as synthesis and scan insertion, STA and IR drop.

· Good understanding of Logic design, RTL implementation & verification, logic synthesis, Logic Equivalent Checking & Static Timing Analysis are plus.

· Participate in driving new DFT methodology and solutions to improve quality, reliability and in-system test and debug capability.



  • Bengaluru, Karnataka, India NXP Semiconductors Full time

    Position- Principal Engineer DFTLocation BangaloreScope of Responsibilities / ExpectationsLeading DFT implementation, integration and verification of System-on-Chip (SoC) from initial specification till tapeout and production.Addressing test quality targets in DFT architecture and test pattern generation.Leading various aspects of Test architecture including...


  • Bengaluru, Karnataka, India NXP Semiconductors Full time

    Position:Principal Engineer DFTLocation:BangaloreScope of Responsibilities / Expectations:Lead DFT implementation, integration, and verification of System-on-Chip (SoC) from initial specification to tapeout and productionEnsure test quality targets in DFT architecture and test pattern generationLead various aspects of Test architecture including Scan & ATPG,...


  • Bengaluru, Karnataka, India NXP Semiconductors Full time

    Position: Principal Engineer DFT Location: Bangalore Scope of Responsibilities / Expectations: Leading DFT implementation, integration, and verification of System-on-Chip (SoC) from initial specification till tapeout and production. Addressing test quality targets in DFT architecture and test pattern generation. Leading various aspects of Test...


  • Bengaluru, Karnataka, India NXP Semiconductors Full time

    Position- Principal Engineer DFTLocation BangaloreScope of Responsibilities / Expectations Leading DFT implementation, integration and verification of SystemonChip (SoC) from initial specification till tapeout and production. Addressing test quality targets in DFT architecture and test pattern generation. Leading various aspects of Test architecture...


  • Bengaluru, India Mulya Technologies Full time

    Senior Staff Engineer/ Principal,DFT (8-15 years experience)Location: BangaloreJoin Apex Semiconductor, a disruptive startup in SoC realization, for an opportunity to revolutionize semiconductor design.Would you like to work for an ambitious and dynamic startup company that is rapidly expanding into multiple verticals?Are you interested in developing novel...


  • Bengaluru, India NXP Semiconductors Full time

    Position- Principal Engineer DFTLocation Bangalore Scope of Responsibilities / ExpectationsLeading DFT implementation, integration and verification of System-on-Chip (SoC) from initial specification till tapeout and production.Addressing test quality targets in DFT architecture and test pattern generation.Leading various aspects of Test architecture...


  • Bengaluru, India NXP Semiconductors Full time

    Position- Principal Engineer DFTLocation Bangalore Scope of Responsibilities / ExpectationsLeading DFT implementation, integration and verification of System-on-Chip (SoC) from initial specification till tapeout and production.Addressing test quality targets in DFT architecture and test pattern generation.Leading various aspects of Test architecture...


  • Bengaluru, India NXP Semiconductors Full time

    Position- Principal Engineer DFTLocation Bangalore Scope of Responsibilities / ExpectationsLeading DFT implementation, integration and verification of System-on-Chip (SoC) from initial specification till tapeout and production.Addressing test quality targets in DFT architecture and test pattern generation.Leading various aspects of Test architecture...


  • Bengaluru, India NXP Semiconductors Full time

    Position- Principal Engineer DFTLocation Bangalore Scope of Responsibilities / ExpectationsLeading DFT implementation, integration and verification of System-on-Chip (SoC) from initial specification till tapeout and production.Addressing test quality targets in DFT architecture and test pattern generation.Leading various aspects of Test architecture...


  • Bengaluru, India NXP Semiconductors Full time

    Position- Principal Engineer DFT Location Bangalore Scope of Responsibilities / Expectations Leading DFT implementation, integration and verification of System-on-Chip (SoC) from initial specification till tapeout and production. Addressing test quality targets in DFT architecture and test pattern generation. Leading various aspects of Test architecture...


  • Bengaluru, India Cadence Design Systems Full time

    Responsibilities:· Complete DFT ownership of projects including:· Test architecture definition.· Identifying and implementing RTL changes for DFT.· Performing scan insertion.· Developing timing constraints for test mode timing closure.· Scan and ATPG for different fault models.· Boundary scan, ACJTAG, IEEE 1500 implementation and verification.·...


  • Bengaluru, India Cadence Design Systems Full time

    Responsibilities:· Complete DFT ownership of projects including:· Test architecture definition.· Identifying and implementing RTL changes for DFT.· Performing scan insertion.· Developing timing constraints for test mode timing closure.· Scan and ATPG for different fault models.· Boundary scan, ACJTAG, IEEE 1500 implementation and verification.·...


  • Bengaluru, India Cadence Design Systems Full time

    Responsibilities: · Complete DFT ownership of projects including: · Test architecture definition. · Identifying and implementing RTL changes for DFT. · Performing scan insertion. · Developing timing constraints for test mode timing closure. · Scan and ATPG for different fault models. · Boundary scan, ACJTAG, IEEE 1500 implementation and verification....


  • Bengaluru, Karnataka, India Cadence Design Systems Full time

    Responsibilities: · Complete DFT ownership of projects including: · Test architecture definition. · Identifying and implementing RTL changes for DFT. · Performing scan insertion. · Developing timing constraints for test mode timing closure. · Scan and ATPG for different fault models. · Boundary scan, ACJTAG, IEEE 1500 implementation and verification....


  • Bengaluru, India Cadence Design Systems Full time

    Responsibilities: · Complete DFT ownership of projects including: · Test architecture definition. · Identifying and implementing RTL changes for DFT. · Performing scan insertion. · Developing timing constraints for test mode timing closure. · Scan and ATPG for different fault models. · Boundary scan, ACJTAG, IEEE 1500 implementation and verification....


  • Bengaluru, Karnataka, India Mulya Technologies Full time

    Senior Staff Engineer/ Principal,DFT (8-15 years experience) Location: Bangalore Join Apex Semiconductor, a disruptive startup in SoC realization, for an opportunity to revolutionize semiconductor design. Would you like to work for an ambitious and dynamic startup company that is rapidly expanding into multiple verticals? Are you interested in developing...


  • Bengaluru, India ARM Full time

    Job Overview:Arm’s Solutions group DFT team implements DFT for SOC for client, datacenter, automotive, and IOT line of business using the latest DFT and process technologies. We closely collaborate with Arm’s partners and internal RTL, Verification, Physical Implementation, and Test engineering teams throughout the life cycle of a project, from an early...


  • Bengaluru, Karnataka, India ARM Full time

    Job Overview:Arm's Solutions group DFT team implements DFT for SOC for client, datacenter, automotive, and IOT line of business using the latest DFT and process technologies.We closely collaborate with Arm's partners and internal RTL, Verification, Physical Implementation, and Test engineering teams throughout the life cycle of a project, from an early...


  • Greater Bengaluru Area, India Mulya Technologies Full time

    Senior Staff Engineer/ Principal,DFT (8-15 years experience)Location: BangaloreJoin Apex Semiconductor, a disruptive startup in SoC realization, for an opportunity to revolutionize semiconductor design.Would you like to work for an ambitious and dynamic startup company that is rapidly expanding into multiple verticals?Are you interested in developing novel...


  • Bengaluru, India ARM Full time

    Job Overview:Arm’s Solutions group DFT team implements DFT for SOC for client, datacenter, automotive, and IOT line of business using the latest DFT and process technologies. We closely collaborate with Arm’s partners and internal RTL, Verification, Physical Implementation, and Test engineering teams throughout the life cycle of a project, from an early...