VLSI - Design Verification Engineer

1 week ago

Bengaluru Hyderabad, India BAY Area Technology Solutions Full time ₹ 20,00,000 - ₹ 25,00,000 per year

Role : VLSI Design Verification Engineer.

Location : Bangalore & Hyderabad

Experience : 5 Yrs to 10 Yrs

Responsibilities:

VLSI Design Engineer holds a pivotal role, specializing in the intricate craft of integrating thousands, if not millions, of transistors onto a single chip. This expertise is essential for crafting the core components of diverse electronic devices, thereby enhancing their functionality, efficiency, and performance. This encapsulates the essence of a VLSI Design Engineer job description, as they meticulously engineer complex integrated circuits to drive technological innovation.

Position Requirements:

  • VLSI Design Verification Engineer with 4 to 10 years of experience for bangalore and hyderabad location who can join immediate to 15 days.

  • Candidate must have good knowledge on SV, UVM and Protocols like PCIe,Ethernet.

  • DFT with 4 to 10 years of experience

  • Candidate must have good knowledge on ATPG/MBIST/Scan Insertion.
  • STA /Synthesis -with 4 to 10 years of experience
  • RTL Design -with 4 to 10 years of experience
  • BE / B.Tech/ ME / M.Tech - Electrical / Electronics

  • VLSI Verification Engineer

    2 weeks ago

    Bengaluru, India Squareroot Consulting Pvt Ltd. Full time

    Description :Position : VLSI Verification EngineerLocation : Bangalore, IndiaExperience : 5- 10 yearsEducation : Bachelors or Masters degree from a top-tier engineering institutionIndustry Preference : Semiconductor, chip design; candidates from electronics manufacturing, aerospace, and automotive domains may also be considered if they possess strong VLSI...

  • Verification Lead Design Engineer

    1 week ago

    Bengaluru, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...

  • Verification Lead Design Engineer

    1 week ago

    Bengaluru, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...

  • Principal Verification Design Engineer

    7 hours ago

    Bengaluru, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...

  • Verification Lead Design Engineer

    4 weeks ago

    Bengaluru, India Cadence System Design and Analysis Full time

    - BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.- 5+ years of Design Verification experience with SV/UVM- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.- Design Verification experience verifying complex...

  • Verification Lead Design Engineer

    3 weeks ago

    Bengaluru, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...

  • Principal Verification Design Engineer

    2 days ago

    Bengaluru, India Cadence System Design and Analysis Full time

    - BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. - 5+ years of Design Verification experience with SV/UVM - Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. - Design Verification experience verifying complex...

  • Principal verification design engineer

    1 day ago

    Bengaluru, India Cadence System Design And Analysis Full time

    - BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.- 5+ years of Design Verification experience with SV/UVM- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.- Design Verification experience verifying complex...

  • Senior Design Engineer

    5 days ago

    Hyderabad, Andhra Pradesh, India Vedic School of VLSI Desgin Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    RoleSenior Design Engineer(Expertise in DSP/DIP/Bus Protocols is MUST and Leadership experience is a Plus.)Eligibility years of experience in VLSI/Digital Communications and M.E/M.Tech in VLSI Design/Digital Communications/Digital Systems.Required Technical SkillsStrong Designing,Debugging and Analyzing experience. Excellent knowledge of...

  • Senior Design Verification Engineer

    1 day ago

    Bengaluru, Karnataka, India Excel VLSI Technologies Full time ₹ 2,16,000 per year

    Dear All,GreetingsWe are building a team in PCIe Gen6.0 and have strong project platform to re-skill DV engineers in PCIe, Ethernet, USB. Those who have 3+ years and passionate to learn and debug complex VIP environment, kindly reach out to our team. We are excited to have you as part of our DV team.dvvlsipcieusbethernet