Principal SoC

1 month ago

Pune, India Mulya Technologies Full time
Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara, California. / HyderabadA US based well-funded product-based startup looking for Highly talented ASIC / RTL / Logic Design Engineers for the following roles.ResponsibilitiesPrincipal / Senior Staff SoC/Chiplet RTL Integration Designer

Responsibilities include:Collaborate with SoC/System architects and IP providers to define the RTL (Register Transfer Level) integration strategy for complex System-on-Chip (SoC)/Chiplet designs.Integrate IP blocks, including CPUs, GPUs, Accelerators, Memory controllers, and peripheral interfaces, into the SoC RTL design using industry-standard methodologies and tools.Should be able to write synthesis design constraints at IP, System level.Develop and maintain the RTL integration flow, including RTL partitioning, hierarchical design methodologies, and top-level integration scripts.Ensure compliance with design specifications, performance requirements, and quality standards throughout the RTL integration process.Optimize the SoC RTL design for area, power, and performance goals through careful RTL partitioning, IP configuration, and floor-planning techniques.Perform RTL linting, CDC (Clock Domain Crossing) analysis, and other design rule checks to identify and resolve integration issues early in the design cycle.Collaborate with verification engineers to develop and execute RTL integration tests, debug integration-related issues, and ensure functional correctness of the SoC design.Support physical design implementation activities, including synthesis, and timing closure, by providing guidance on RTL-to-GDS integration requirements.Skills and Experience:Proven experience (8-12+ years) in RTL design and integration for complex SoC designs, preferably in the semiconductor or electronics industry.Proficiency in RTL coding languages, such as Verilog /SystemVerilog and experience with industry-standard EDA (Electronic Design Automation) tools for RTL integration, Synthesis and Verification.Strong understanding of computer architecture, digital design principles, and SoC integration concepts, including bus protocols, memory architectures, and peripheral interfaces.Experience with RTL linting tools, and CDC analysis tools, for ensuring RTL design quality and reliability.Experience with scripting languages, such as Tcl or Python, for automation of RTL integration tasks and tool flows will be an added benefit.Good communication and collaboration skills, with the ability to work effectively in a multidisciplinary team environment.

Contact:UdayMulya "Mining The Knowledge Community"

  • Highly Skilled Principal Design Engineer Wanted

    1 month ago

    Pune, Maharashtra, India Cadence Design Systems, Inc. Full time

    Job Description:As a Senior Principal Design Engineer at Cadence Design Systems, Inc., you will be responsible for leading the design of complex IP's and SoC's at 16/10/7 nm. Our ideal candidate has a strong background in physical design, timing closure, and physical verification, with hands-on experience in Cadence implementation tools such as Genus,...

  • General Support

    3 months ago

    Pune, Maharashtra, India Zensar Technologies Full time

    Task - Visibility and reporting enhancements Dependencies Access to Defender for Cloud, data from security tools **Required Skills**: Familiarity with Microsoft Defender, analytical skills, familiarity with grafana, azure, service principals OS/Tools Environment Microsoft Defender for Cloud, SIEM Tools, Grafana Jobs - Plan and execute Cyber hardening...

  • Principal Enterprise operations

    4 weeks ago

    Pune, India Mastercard Full time

    OverviewThe Network Operations team is looking for a Principal Consultant to oversee all audit and compliance processes for the network infrastructure. This candidate will be responsible for ensuring that Mastercard’s various network environments successfully satisfy all internal and external network security controls and regulatory requirements. The ideal...

  • Principal Enterprise operations

    4 weeks ago

    Pune, India Mastercard Full time

    Overview The Network Operations team is looking for a Principal Consultant to oversee all audit and compliance processes for the network infrastructure. This candidate will be responsible for ensuring that Mastercard’s various network environments successfully satisfy all internal and external network security controls and regulatory requirements. The...

  • Technology Risk Services

    3 months ago

    Pune, Maharashtra, India Mastercard Full time

    Our Purpose We work to connect and power an inclusive, digital economy that benefits everyone, everywhere by making transactions safe, simple, smart and accessible. Using secure data and networks, partnerships and passion, our innovations and solutions help individuals, financial institutions, governments and businesses realize their greatest potential. Our...

  • Principal Design Engineer

    6 months ago

    Pune, India Cadence Design Systems, Inc. Full time

    Description Exp- 8- 12 Yrs Education: BE/ B Tech/ ME/ M Tech / MS B.Tech/BE/ME/Mtech with hands-on experience physical design , timing closure and physical verification. Exp with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues. Solid knowledge on physical design flow, Timing...

  • Principal Design Engineer(Physical Design)

    6 months ago

    Pune, India Cadence Design Systems Full time

    Position Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...

  • Principal Design Engineer(Physical Design)

    3 weeks ago

    pune, India Cadence Design Systems Full time

    Position Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...

  • Principal Design Engineer(Physical Design)

    6 months ago

    pune, India Cadence Design Systems Full time

    Position Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...

  • Principal Design Engineer(Physical Design)

    3 months ago

    pune, India Cadence Design Systems Full time

    Position Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...

  • Principal Design Engineer(Physical Design)

    6 months ago

    Pune, India Cadence Design Systems Full time

    Position Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...

  • Principal Design Engineer(Physical Design)

    6 months ago

    Pune, India Cadence Design Systems Full time

    Position Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. · The candidate will have the opportunity to work on many varieties of...

  • Principal Design Engineer(Physical Design)

    6 months ago

    Pune, India Cadence Design Systems Full time

    Position Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...

  • Principal FPGA Design Engineer

    3 weeks ago

    Pune, Maharashtra, India Lattice Semiconductor Full time

    About UsLattice Semiconductor is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams.We are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring...

  • Cadence Design Systems | Principal Design Engineer(Physical Design) | pune

    3 weeks ago

    pune, India Cadence Design Systems Full time

    Position Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...

  • Cadence Design Systems | Principal Design Engineer(Physical Design) | pune

    3 weeks ago

    pune, India Cadence Design Systems Full time

    Position Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. · The candidate will have the opportunity to work on many varieties of...

  • Cadence Design Systems

    3 months ago

    Pune, India Cadence Design Systems Full time

    The Cadence Advantage :- The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.- Cadence's employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in...

  • Cadence Design Systems

    1 week ago

    Pune, India Cadence Design Systems Full time

    The Cadence Advantage : - The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.- Cadence's employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in...

  • Platform Engineering and Operations

    6 months ago

    Pune, India Gentrack Full time

    Purpose of the Role:  PEO is responsible for the engineering and operations towards the platform (infrastructure) of Gentrack’s core products Junifer and Velocity on a global scale. The team are based in the APAC and EMEA regions and work together as a logical group to develop, build, test, deploy, operate, and manage hosted solutions for our customers....