EMIR Engineer

4 weeks ago


New Delhi, India LeadSoc Technologies Pvt Ltd Full time

Role Overview: We are seeking a highly experiencedEMIR Lead Engineerto drivepower integrity, IR drop, and electromigration analysisfor advanced SoC designs. The ideal candidate will have strong expertise inEMIR sign-off methodology ,PDN planning , andchip-package co-design , along with the ability to lead and mentor a team of engineers.Key Responsibilities: LeadIR drop, electromigration, and power integrity analysisacross multiple blocks and full-chip designs.Define, implement, and optimizeEMIR sign-off flowsusing industry-standard tools (Redhawk, Voltus, Totem, etc.).DrivePDN architecture planningand collaborate with Physical Design teams to ensure robust power delivery.Performchip-package co-simulationto validate power distribution across die, package, and board.Review and analyzeEMIR reports , debug issues, and provide recommendations to closure.Own and automate EMIR flows usingPython/Perl/TCLscripting.Collaborate with cross-functional teams (RTL, PD, Verification, Packaging) for design convergence.Mentor and guide junior engineers in EMIR methodologies and best practices.Experience:- 3 to 10 Years


  • PD EMIR Engineer

    2 weeks ago


    New Delhi, India ACL Digital Full time

    Job Title: PD EMIREngineerLocation: Banglaore/HyderabadEmployment Type: Full-timeIndustry: Semiconductors / VLSI / ASIC DesignJob Summary:We are looking for a skilled and motivated PD EMIR Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting...

  • PD EMIR Engineer

    2 weeks ago


    New Delhi, India ACL Digital Full time

    Job Title:PD EMIREngineer Location:Banglaore/Hyderabad Employment Type:Full-time Industry:Semiconductors / VLSI / ASIC Design Job Summary: We are looking for a skilled and motivatedPD EMIR Engineerto join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting...


  • New Delhi, India ACL Digital Full time

    Senior/Lead Physical Design Engineer - EMIR Job Description: Good understanding of IR/Power-Domain-Network signoff at SOC & block level. Experience in RHSC tool. Good at scripting – python. Must have knowledge of Physical Implementation (Synthesis and Place & Route). Effective communication. Strong analytical and problem solving abilities. EMIR signoff at...

  • EMIR/PDN engineer

    1 week ago


    New Delhi, India ACL Digital Full time

    Company:ACL Digital CompanyLocation:Bangalore Experience:5 to 15 Years Employment Type:Full-TimeAre you passionate about Power Integrity, EM/IR signoff, and working on next-generation SoC designs? ACL Digital company, is looking for talented and drivenEMIR/PDN Engineersto be part of our world-class semiconductor design team inBangalore.Role &...

  • EMIR/PDN engineer

    6 days ago


    New Delhi, India ACL Digital Full time

    Company:ACL Digital Company Location:Bangalore Experience:5 to 15 Years Employment Type:Full-TimeAre you passionate about Power Integrity, EM/IR signoff, and working on next-generation SoC designs? ACL Digital company , is looking for talented and drivenEMIR/PDN Engineersto be part of our world-class semiconductor design team inBangalore .Role &...


  • New Delhi, India ACL Digital Full time

    Senior / Lead Physical Design Engineer - EMIRJob Description:- Good understanding of IR/Power-Domain-Network signoff at SOC & block level. - Experience in RHSC tool. - Good at scripting – python. - Must have knowledge of Physical Implementation (Synthesis and Place & Route). - Effective communication. - Strong analytical and problem solving abilities. -...


  • New Delhi, India ACL Digital Full time

    Experience: 5 - 15 yearsLocation : HyderabadRequired Experience- Experience in EMIR signoff at block and SoC level. - Good understanding of IR/Power-Domain-Network signoff at SOC & block level - Experience in RHSC tool - Good at scripting – Python - Must have knowledge of Physical Implementation (Synthesis and Place & Route) - Effective communication -...


  • New Delhi, India ACL Digital Full time

    Experience: 5 - 15 years Location : HyderabadRequired ExperienceExperience in EMIR signoff at block and SoC level. Good understanding of IR/Power-Domain-Network signoff at SOC & block level Experience in RHSC tool Good at scripting – Python Must have knowledge of Physical Implementation (Synthesis and Place & Route) Effective communication Strong...

  • PD SOC EMIR Engineer

    2 weeks ago


    new delhi, India Altera Full time

    Job Details:Job Description:PD SOC EMIR Engineer.Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock...

  • PD SOC EMIR Engineer

    2 weeks ago


    Delhi Cantonment, Delhi, India Altera Full time ₹ 5,00,000 - ₹ 15,00,000 per year

    Job DetailsJob Description:PD SOC EMIR Engineer.Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock...