Senior STA Engineer

4 days ago

Bengaluru, India Jones RecruitZo Full time

Job Description (JD): Senior STA Engineer

Position: Senior Static Timing Analysis (STA) Engineer

Locations: Bengaluru and Hyderabad, India

Experience: 5+ years

Department: VLSI/IC Design

Job Type: Full-time

Company Overview:

We are a leading global provider of advanced semiconductor solutions, specializing in designing cutting-edge ICs. We are looking for a highly skilled and experienced Senior STA Engineer to join our team in either Bengaluru or Hyderabad. This is a fantastic opportunity to work on state-of-the-art designs and be part of a highly skilled engineering team focused on high-performance IC development.

Job Summary:

The Senior STA Engineer will be responsible for leading the static timing analysis and closure efforts for complex digital designs, both at the block level and SoC level. This role requires extensive experience with timing analysis, timing signoff tools, and working with multiple teams (design, implementation, and physical design) to ensure that timing constraints are met, and critical paths are closed efficiently.

Key Responsibilities:

  • Timing Analysis: Perform static timing analysis (STA) at both the block and SoC levels to ensure that timing constraints are met across multiple operating conditions and corners.
  • Constraint Development: Work with design and implementation teams to develop, define, and qualify timing constraints (SDC and constraint syntax) to ensure timing closure.
  • Industry Tools Expertise: Utilize industry-standard STA tools such as Primetime and Tempus for analysis and signoff. Experience with DMSA or Tweaker is a must.
  • Timing Closure: Drive timing closure at both block and full-chip levels, including complex timing paths, multi-voltage designs, and advanced process nodes (7nm, 5nm, etc.).
  • MMMC & Timing Modes: Expertise in MMMC (Multi-Mode Multi-Corner) analysis and handling different timing modes and corners effectively.
  • Collaboration: Work closely with physical design engineers to resolve timing-related issues, such as timing violations, noise, and crosstalk delays, during implementation.
  • Timing ECO Generation: Generate and manage Timing ECOs (Engineering Change Orders) for multi-voltage designs to meet timing and noise requirements.
  • Timing & Noise Signoff: Own the timing and noise signoff closure process at both block-level and full-chip-level, ensuring signoff criteria are met under various scenarios.
  • Crosstalk & Timing Derates: Ensure a clear understanding of crosstalk delay/noise, AOCV/POCV concepts, and how they impact timing closure.
  • Scripting & Automation: Develop and optimize TCL/Perl scripts to automate tasks and improve efficiency in STA processes.
  • Tracking & Reporting: Plan and track self-execution, report progress regularly, and document results in a systematic and organized manner.

Skills & Experience:

  • Experience: 8+ years of experience in Static Timing Analysis (STA) for digital VLSI/IC designs, with expertise in both block-level and SoC-level timing analysis.
  • Tools Expertise: Proficiency with STA tools such as Primetime, Tempus, DMSA, Tweaker, or equivalent tools.
  • Constraint Syntax: Strong understanding of SDC (Synopsys Design Constraints) and timing constraint syntax.
  • Timing Closure: Proven experience in achieving timing closure for complex designs, including multi-voltage designs and advanced process nodes (e.g., 7nm, 5nm).
  • Multi-Mode Multi-Corner (MMMC): Expertise in MMMC analysis and handling different timing modes and process corners.
  • Crosstalk & Noise: Good understanding of crosstalk delay, timing derates, AOCV/POCV concepts, and their impact on timing closure.
  • ECOs: Experience in Timing ECO generation and managing timing adjustments for multi-voltage designs.
  • Collaboration: Experience working closely with physical design engineers to resolve timing-related issues during implementation and layout.
  • Scripting Skills: Proficiency in TCL and/or Perl scripting for automation and customization of STA flows.
  • Advanced Process Nodes: Experience with advanced process nodes (e.g., 7nm, 5nm) and their associated timing challenges.
  • Problem Solving: Excellent analytical and problem-solving skills for closing difficult timing paths manually and efficiently.
  • Educational Qualification: Bachelor's or Master’s degree in Electrical Engineering, VLSI, or related fields.

Preferred Skills:

  • Familiarity with low-power design techniques and their impact on STA.
  • Experience with clock domain crossing (CDC) and managing related issues.
  • Knowledge of timing derates and their impact on timing closure.

  • Senior STA Engineer

    3 days ago

    Bengaluru, India Jones RecruitZo Full time

    Job Description (JD): Senior STA EngineerPosition: Senior Static Timing Analysis (STA) EngineerLocations: Bengaluru and Hyderabad, IndiaExperience: 5+ yearsDepartment: VLSI/IC DesignJob Type: Full-timeCompany Overview:We are a leading global provider of advanced semiconductor solutions, specializing in designing cutting-edge ICs. We are looking for a highly...

  • Senior sta engineer

    2 days ago

    Bengaluru, India Jones RecruitZo Full time

    Job Description (JD): Senior STA EngineerPosition: Senior Static Timing Analysis (STA) EngineerLocations: Bengaluru and Hyderabad, IndiaExperience: 5+ yearsDepartment: VLSI/IC DesignJob Type: Full-timeCompany Overview:We are a leading global provider of advanced semiconductor solutions, specializing in designing cutting-edge ICs. We are looking for a...

  • Senior STA Engineer

    3 days ago

    Bengaluru, India Jones RecruitZo Full time

    Job Description (JD): Senior STA Engineer Position: Senior Static Timing Analysis (STA) Engineer Locations: Bengaluru and Hyderabad, India Experience: 5+ years Department: VLSI/IC Design Job Type: Full-time Company Overview: We are a leading global provider of advanced semiconductor solutions, specializing in designing cutting-edge ICs. We are looking...

  • Senior STA Engineer

    2 days ago

    Bengaluru, India Jones RecruitZo Full time

    Job Description (JD): Senior STA EngineerPosition: Senior Static Timing Analysis (STA) EngineerLocations: Bengaluru and Hyderabad, IndiaExperience: 5+ yearsDepartment: VLSI/IC DesignJob Type: Full-timeCompany Overview:We are a leading global provider of advanced semiconductor solutions, specializing in designing cutting-edge ICs. We are looking for a highly...

  • Senior STA Engineer

    4 months ago

    Bengaluru, India Samsung Electronics Full time

    Senior STA EngineerResponsibilities:§ Hands on responsibility in top level timing constraints generation/debug on complex GPU/SOCs including configuring different timing modes (Func, DFT, JTAG, MBIST, etc).§ Work with a team of engineers on timing closure and constraints generation/debug.§ Has prior STA & timing closure experience.§ Understanding of...

  • Senior sta engineer

    1 month ago

    Bengaluru, India Samsung Electronics Full time

    Senior STA EngineerResponsibilities:§ Hands on responsibility in top level timing constraints generation/debug on complex GPU/SOCs including configuring different timing modes (Func, DFT, JTAG, MBIST, etc).§ Work with a team of engineers on timing closure and constraints generation/debug.§ Has prior STA & timing closure experience.§ Understanding of...

  • Senior STA Engineer

    6 months ago

    Bengaluru, India Synopsys Inc Full time

    We are looking for an STA Engineer in Bangalore for the following role and with the given background/skill sets. Does this sound like a good role for you?.- Senior STA/Synthesis Engineer (Timing Constraint Manager product)- Location: Bangalore- Experience: 4yrs to 8yrs- Bachelor/Master in EE/CS with 4 years of relevant experience- Proficiency with STA, and...

  • Senior sta engineer

    1 month ago

    Bengaluru, India Synopsys Inc Full time

    We are looking for an STA Engineer in Bangalore for the following role and with the given background/skill sets. Does this sound like a good role for you?.Senior STA/Synthesis Engineer (Timing Constraint Manager product)Location: BangaloreExperience: 4yrs to 8yrsBachelor/Master in EE/CS with 4 years of relevant experienceProficiency with STA, and...

  • Senior STA Engineer

    6 months ago

    Bengaluru, India Synopsys Inc Full time

    We are looking for an STA Engineer in Bangalore for the following role and with the given background/skill sets. Does this sound like a good role for you?.Senior STA/Synthesis Engineer (Timing Constraint Manager product)Location: BangaloreExperience: 4yrs to 8yrsBachelor/Master in EE/CS with 4 years of relevant experienceProficiency with STA, and...

  • Senior STA Engineer

    4 months ago

    Bengaluru, India Samsung Electronics Full time

    Senior STA Engineer Responsibilities: § Hands on responsibility in top level timing constraints generation/debug on complex GPU/SOCs including configuring different timing modes (Func, DFT, JTAG, MBIST, etc). § Work with a team of engineers on timing closure and constraints generation/debug. § Has prior STA & timing closure experience. § Understanding...

  • Senior STA Engineer

    4 months ago

    Bengaluru, India Samsung Electronics Full time

    Senior STA EngineerResponsibilities:§ Hands on responsibility in top level timing constraints generation/debug on complex GPU/SOCs including configuring different timing modes (Func, DFT, JTAG, MBIST, etc).§ Work with a team of engineers on timing closure and constraints generation/debug.§ Has prior STA & timing closure experience.§ Understanding of...

  • Senior STA Engineer

    4 months ago

    Bengaluru, India Samsung Electronics Full time

    Senior STA EngineerResponsibilities:§ Hands on responsibility in top level timing constraints generation/debug on complex GPU/SOCs including configuring different timing modes (Func, DFT, JTAG, MBIST, etc).§ Work with a team of engineers on timing closure and constraints generation/debug.§ Has prior STA & timing closure experience.§ Understanding of...

  • Senior STA Engineer

    6 months ago

    Bengaluru, India Synopsys Inc Full time

    We are looking for an STA Engineer in Bangalore for the following role and with the given background/skill sets. Does this sound like a good role for you?. Senior STA/Synthesis Engineer (Timing Constraint Manager product) Location: Bangalore Experience: 4yrs to 8yrs Bachelor/Master in EE/CS with 4 years of relevant experience Proficiency with STA, and...

  • Senior STA Engineer

    6 months ago

    Bengaluru, India Synopsys Inc Full time

    We are looking for an STA Engineer in Bangalore for the following role and with the given background/skill sets. Does this sound like a good role for you?.Senior STA/Synthesis Engineer (Timing Constraint Manager product)Location: BangaloreExperience: 4yrs to 8yrsBachelor/Master in EE/CS with 4 years of relevant experienceProficiency with STA, and...

  • Senior STA Engineer

    6 months ago

    Bengaluru, India Synopsys Inc Full time

    We are looking for an STA Engineer in Bangalore for the following role and with the given background/skill sets. Does this sound like a good role for you?.Senior STA/Synthesis Engineer (Timing Constraint Manager product)Location: BangaloreExperience: 4yrs to 8yrsBachelor/Master in EE/CS with 4 years of relevant experienceProficiency with STA, and...

  • Jones RecruitZo | Senior STA Engineer | bangalore

    3 days ago

    Bengaluru, India Jones RecruitZo Full time

    Job Description (JD): Senior STA EngineerPosition: Senior Static Timing Analysis (STA) EngineerLocations: Bengaluru and Hyderabad, IndiaExperience: 5+ yearsDepartment: VLSI/IC DesignJob Type: Full-timeCompany Overview:We are a leading global provider of advanced semiconductor solutions, specializing in designing cutting-edge ICs. We are looking for a...

  • Senior STA Engineer

    4 days ago

    Bengaluru, India Tech Mahindra Full time

    Hello All,We are seeking a skilled and experienced STA Engineer to join our team. ,Job DescriptionDeep understating and experience of STA tool Tempus/PrimeTime /Tweaker/ DMSA(PTECO) .Knowledge of timing corners/modes, process variations and signal integrity related issues are required.Experience in timing closure of high frequency blocks & subsystems (Ghz...

  • Senior sta engineer

    4 days ago

    Bengaluru, India Tech Mahindra Full time

    Hello All,We are seeking a skilled and experienced STA Engineer to join our team. ,Job Description- Deep understating and experience of STA tool Tempus/Prime Time /Tweaker/ DMSA(PTECO).- Knowledge of timing corners/modes, process variations and signal integrity related issues are required.- Experience in timing closure of high frequency blocks & subsystems...

  • STA Engineer

    2 weeks ago

    Bengaluru, India Qualcomm Full time

    Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a...

  • Sta/ synthesis engineer

    1 month ago

    Bengaluru, India UST Full time

    Job Description: STA EngineerCompany: UST GlobalLocation: Bangalore, IndiaCompany Overview:UST Global is a leading digital technology solutions company that empowers organizations to transform their businesses through cutting-edge technologies. With a global presence across 25 countries, we deliver innovative solutions and services in digital consulting,...